A portion of the disclosure of this patent document contains material that is subject to copyright protection. The copyright owner has no objection to the reproduction of the patent document or the patent disclosure, as it appears in the U.S. Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.
Not Applicable
Not Applicable
The present invention relates generally to electronic ballasts for powering gas discharge lamps.
More particularly, this invention pertains to circuits and methods using in an electronic ballast for detecting a lamp end of life condition and/or a short-circuit fault condition at the ballast output.
For safety and equipment reliability purposes, electronic ballasts used in fluorescent lighting must include protection circuitry for lamp end of life (EOL) conditions. This need is particularly significant for T5 or smaller lamps. Preferably, the EOL protection circuit will shut down the ballast when the lamp reaches an EOL condition.
A typical class D inverter topology for an electronic ballast is shown in
When a fluorescent lamp reaches its end of life, the lamp voltage typically pulses asymmetrically and the lamp may exhibit visible flickering. The asymmetric pulse will generate a DC voltage offset across the lamp.
What is needed is a lamp EOL protection circuit for an electronic ballast that can exploit the existence of the asymmetric lamp voltage pulses to sense that the lamp is in an end of life condition and then initiate appropriate actions to protect the ballast.
In one aspect, the electronic ballast of the present invention includes an inverter circuit having an output circuit coupled to a pair of lamp terminals. A protection circuit is coupled to one of the lamp terminals. The protection circuit is configured to detect lamp voltage pulses that occur at the lamp terminal when a lamp coupled to the lamp terminals reaches an end of life condition. The protection circuit may accumulate the lamp voltage pulses into a ballast shut down signal that is usable by the ballast to initiate shut down of the ballast when the accumulated ballast shut down signal reaches a predetermined shutdown level.
In another aspect, the electronic ballast may have a DC blocking capacitor connected between the lamp terminal and circuit ground. In this embodiment the protection circuit may include a differential voltage sensing circuit coupled to the DC blocking capacitor. The differential voltage sensing circuit may be configured to sense the lamp voltage pulses as sudden changes in voltage across the DC blocking capacitor and, in response, to provide a positive AC voltage pulse.
In yet another aspect, the protection circuit of the present invention may include a pulse accumulation circuit coupled to the differential voltage sensing circuit. The pulse accumulation circuit may be responsive to the positive AC voltage pulses from the differential voltage sensing circuit to accumulate the positive AC voltage pulses into the ballast shutdown signal.
In a further aspect, the electronic ballast of the present invention may respond to a short circuit fault at the lamp terminals by generating an abnormally high AC voltage at the lamp terminals. In one embodiment, the pulse accumulation circuit may be configured such that during the short circuit fault, a capacitor will be continuously charged until the ballast shutdown signal reaches a predetermined shutdown level.
In still another aspect, the electronic ballast of the present invention may include a pulse accumulation circuit that is configured to rapidly discharge a first capacitor after a shutdown of the ballast so that charging of a second capacitor is inhibited.
Throughout the specification and claims, the following terms take at least the meanings explicitly associated herein, unless the context dictates otherwise. The meanings identified below do not necessarily limit the terms, but merely provide illustrative examples for the terms. The meaning of “a,” “an,” and “the” may include plural references, and the meaning of “in” may include “in” and “on.” The phrase “in one embodiment,” as used herein does not necessarily refer to the same embodiment, although it may.
The term “coupled” means at least either a direct electrical connection between the connected items or an indirect connection through one or more passive or active intermediary devices.
The term “circuit” means at least either a single component or a multiplicity of components, either active and/or passive, that are coupled together to provide a desired function.
The term “signal” means at least one current, voltage, charge, temperature, data or other signal.
The terms “switching element” and “switch” may be used interchangeably and may refer herein to at least: a variety of transistors as known in the art (including but not limited to FET, BJT, IGBT, IGFET, etc.), a switching diode, a silicon controlled rectifier (SCR), a diode for alternating current (DIAC), a triode for alternating current (TRIAC), a mechanical single pole/double pole switch (SPDT), or electrical, solid state or reed relays. Where either a field effect transistor (FET) or a bipolar junction transistor (BJT) may be employed as an embodiment of a transistor, the scope of the terms “gate,” “drain,” and “source” includes “base,” “collector,” and “emitter,” respectively, and vice-versa.
The terms “power converter” and “converter” unless otherwise defined with respect to a particular element may be used interchangeably herein and with reference to at least DC-DC, DC-AC, AC-DC, buck, buck-boost, boost, half-bridge, full-bridge, H-bridge or various other forms of power conversion or inversion as known to one of skill in the art.
The term “controller” as used herein may refer to at least a general microprocessor, an application specific integrated circuit (ASIC), a digital signal processor (DSP), a microcontroller, a field programmable gate array, or various alternative blocks of discrete circuitry as known in the art, designed to perform functions as further defined herein.
Referring generally to
In the protection circuit 20, a first end of a capacitor C2 is coupled to a node between one lamp terminal and capacitor C_lamp_block. The second end of capacitor C2 is connected to a first end of resistor R1. The second end of resistor R1 is connected to circuit ground. Capacitor C2 and resistor R1 form a differential voltage sensing circuit which senses either a sudden change in DC voltage across capacitor C_lamp_block or a large change in AC voltage across the Lamp. Thus, capacitor C2 may also be referred to as a sensing circuit capacitor and resistor R1 may be referred to as a sensing circuit resistor.
The cathode of a diode D31 is connected to the junction of capacitor C2 and resistor R1. The anode of diode D31 is connected to circuit ground. Diode D31 may be a Zener diode that is configured to clamp the voltage across resistor R1 during initial lamp start-up.
The cathode of a first pulse accumulation circuit diode D32 may be connected to the junction of capacitor C2, resistor R1, and cathode of diode D31. First diode D32 may be a zener diode that senses high positive voltage pulses across resistor R1. A first pulse accumulation circuit capacitor C4 may be connected between the anode of diode D32 and circuit ground. The reverse breakdown voltage of diode D32 may be chosen such that during normal steady-state operation of the lamp and ballast, the voltage across first capacitor C4 is a negative AC voltage. A first pulse accumulation circuit resistor R3 may be connected in parallel with first capacitor C4 to provide a discharge path for first capacitor C4. The anode of a second pulse accumulation circuit diode D33 may be connected to the junction of the anode of first diode D32, first capacitor C4 and first resistor R3. A second pulse accumulation circuit capacitor C5 may be connected between the cathode of second diode D33 and circuit ground. Second diode D33 and second capacitor C5 may form an accumulation rectifying circuit that collects and accumulates positive voltage pulses across first capacitor C4 and provides a steady positive voltage signal that may be used as a pulse detection signal. A second pulse accumulation circuit resistor R2 may be connected in parallel with second capacitor C5. Thus, the arrangement of first diode D32, first capacitor C4, first resistor R3, second diode D33, second capacitor C5 and a second resistor R2 may be described as positive pulse accumulation circuit or simply, a pulse accumulation circuit.
The pulse detection signal from the pulse accumulation circuit may be used as a ballast shutdown signal 25 to shut down or disable operation of the ballast 10. Use of a shut down signal to disable or shut down an electronic ballast is well known in the art. In one embodiment, the ballast shutdown signal 25 may be coupled to an analog or digital shutdown input on driver IC 30. In response to receiving the ballast shutdown signal 25 at a predetermined shutdown level, the driver IC 30 terminates gate drive signals to the inverter switching elements Q1 and Q2.
The method of operation of the electronic ballast 10 and protection circuit 20 of
Whenever the Lamp reaches an EOL condition, the lamp voltage will begin to pulse. This pulse will generate a sudden DC offset voltage across the Lamp and across blocking capacitor C_lamp_blocking. The differential voltage sensing circuit (capacitor C2 and resistor R1) will sense this sudden DC voltage change and transfer it as a large AC voltage pulse across sensing resistor R1. The large AC voltage pulse then quickly charges first capacitor C4 through first diode D32, if the peak voltage of the pulse is larger than the breakdown voltage of first diode D32. If the lamp voltage pulses are continuous, second capacitor C5 will be charged through second diode D33 to a predetermined ballast shutdown signal level, which can be set to initiate shutdown of ballast 10 such as by causing driver IC 30 to terminate gate drive signals to the inverter switching elements Q1 and Q2.
After the ballast 10 is shut down, the voltage across sensing resistor R1 will immediately drop to zero because there is no AC signal across the Lamp. First capacitor C4 will then be quickly discharged through first diode D32 and sensing resistor R1. Accordingly, the charge remaining in capacitor C4 will not maintain charging of capacitor C5 after the inverter 10 is shutdown. This fast voltage reset will insure reliable lamp starting. Thus the sensing circuit resistor R1 and first capacitor C4 in the pulse accumulation circuit may be configured to rapidly discharge the first capacitor C4 after a shutdown of the ballast so that further charging of the second capacitor C5 is inhibited.
The protection circuit 20 may also provide protection of the ballast 10 if there is a short circuit fault at the output of the inverter. For example, when the inverter output is shorted there will be a large magnitude AC voltage across capacitor C_lamp_blocking and sensing resistor R1. This large AC voltage will continuously charge capacitors C4 and C5 until the voltage across capacitor C5 reaches the preset level for inverter shutdown.
Thus, although there have been described particular embodiments of the present invention of a new and useful electronic ballast with pulse detection circuit for lamp end of life and output short protection, it is not intended that such references be construed as limitations upon the scope of this invention except as set forth in the following claims.
This application claims benefit of the following patent application(s) which is/are hereby incorporated by reference: U.S. Provisional Patent Application No. 61/221,512, filed Jun. 29, 2009.
Number | Name | Date | Kind |
---|---|---|---|
3562580 | Blomgren | Feb 1971 | A |
3577173 | Blomgren | May 1971 | A |
3671955 | Malekzadeh | Jun 1972 | A |
3995262 | France et al. | Nov 1976 | A |
4039895 | Chermin et al. | Aug 1977 | A |
4222047 | Finnegan | Sep 1980 | A |
4249111 | Gluck | Feb 1981 | A |
4382212 | Bay | May 1983 | A |
4429356 | Inui et al. | Jan 1984 | A |
4488199 | Bloomer | Dec 1984 | A |
4501992 | Evans et al. | Feb 1985 | A |
4555587 | Argentieri | Nov 1985 | A |
4667131 | Nilssen | May 1987 | A |
4810936 | Nuckolls et al. | Mar 1989 | A |
RE32901 | Nilssen | Apr 1989 | E |
RE32953 | Nilssen | Jun 1989 | E |
5023516 | Ito et al. | Jun 1991 | A |
5055747 | Johns | Oct 1991 | A |
5068570 | Oda et al. | Nov 1991 | A |
5089753 | Mattas | Feb 1992 | A |
5111114 | Wang | May 1992 | A |
5138235 | Sun et al. | Aug 1992 | A |
5142202 | Sun et al. | Aug 1992 | A |
5220247 | Moisin | Jun 1993 | A |
5262699 | Sun et al. | Nov 1993 | A |
5293099 | Bobel | Mar 1994 | A |
5321337 | Hsu | Jun 1994 | A |
5332951 | Turner et al. | Jul 1994 | A |
5387846 | So | Feb 1995 | A |
5436529 | Bobel | Jul 1995 | A |
5475284 | Lester et al. | Dec 1995 | A |
5493180 | Bezdon et al. | Feb 1996 | A |
5500576 | Russell et al. | Mar 1996 | A |
5574335 | Sun | Nov 1996 | A |
5606224 | Hua | Feb 1997 | A |
5619105 | Holmquest | Apr 1997 | A |
5635799 | Hesterman | Jun 1997 | A |
5636111 | Griffin et al. | Jun 1997 | A |
5650694 | Jayaraman et al. | Jul 1997 | A |
5705894 | Krummel | Jan 1998 | A |
5717295 | Nerone | Feb 1998 | A |
5729096 | Liu et al. | Mar 1998 | A |
5739645 | Xia et al. | Apr 1998 | A |
5744912 | So | Apr 1998 | A |
5751115 | Jauaraman et al. | May 1998 | A |
5751120 | Zeitler et al. | May 1998 | A |
5783911 | Rudolph | Jul 1998 | A |
5818669 | Mader | Oct 1998 | A |
5844197 | Daniel | Dec 1998 | A |
5869935 | Sodhi | Feb 1999 | A |
5872429 | Xia et al. | Feb 1999 | A |
5883473 | Li et al. | Mar 1999 | A |
5930126 | Griffin et al. | Jul 1999 | A |
5932974 | Wood | Aug 1999 | A |
5939832 | Franck | Aug 1999 | A |
5945788 | Li et al. | Aug 1999 | A |
6008592 | Ribarich | Dec 1999 | A |
6177768 | Kamata et al. | Jan 2001 | B1 |
6198231 | Schemmel et al. | Mar 2001 | B1 |
6222322 | Stack | Apr 2001 | B1 |
6232727 | Chee et al. | May 2001 | B1 |
6274987 | Burke | Aug 2001 | B1 |
6292339 | Brooks | Sep 2001 | B1 |
6400095 | Primisser et al. | Jun 2002 | B1 |
6429603 | Tsugita et al. | Aug 2002 | B1 |
6501225 | Konopka | Dec 2002 | B1 |
6545432 | Konopka | Apr 2003 | B2 |
6552501 | Ito et al. | Apr 2003 | B2 |
6646390 | Grabner et al. | Nov 2003 | B2 |
6696798 | Nishimoto et al. | Feb 2004 | B2 |
6720739 | Konopka | Apr 2004 | B2 |
6741043 | Prasad | May 2004 | B2 |
6803731 | Grabner et al. | Oct 2004 | B2 |
6809483 | Alexandrov | Oct 2004 | B2 |
6819063 | Nemirow | Nov 2004 | B2 |
7042161 | Konopka | May 2006 | B1 |
7102297 | Trestman et al. | Sep 2006 | B2 |
7154232 | Contenti et al. | Dec 2006 | B2 |
7208887 | Mosebrook et al. | Apr 2007 | B2 |
7211966 | Green et al. | May 2007 | B2 |
7247998 | Poehlman et al. | Jul 2007 | B2 |
7291992 | Miyazaki | Nov 2007 | B2 |
7298099 | Ribarich | Nov 2007 | B2 |
7312588 | Yu et al. | Dec 2007 | B1 |
7327101 | Chen et al. | Feb 2008 | B1 |
7368883 | Chan et al. | May 2008 | B2 |
7589476 | Parker et al. | Sep 2009 | B2 |
20050046357 | Stack | Mar 2005 | A1 |
20070029943 | Erhardt et al. | Feb 2007 | A1 |
20100001650 | Hamana et al. | Jan 2010 | A1 |
Number | Date | Country |
---|---|---|
1013840 | Jul 1977 | CA |
1149398 | Jun 1989 | JP |
4322047 | Nov 1992 | JP |
5226090 | Sep 1993 | JP |
5326181 | Dec 1993 | JP |
10312892 | Nov 1998 | JP |
11111476 | Apr 1999 | JP |
2000277290 | Oct 2000 | JP |
2003059681 | Oct 2003 | JP |
2004303530 | Oct 2004 | JP |
2005243305 | Sep 2005 | JP |
2007188798 | Jul 2007 | JP |
20050011078 | Jan 2005 | KR |
WO2005101921 | Oct 2005 | WO |
Number | Date | Country | |
---|---|---|---|
61221512 | Jun 2009 | US |