O. Tanir et al., A Specification Driven Architectural Design Environment, Computer, pp. 26-35, Jun. 1995.* |
B.A.A. Antao et al., ARCHGEN: Automated Synthesis of Analog Systems, IEEE Transactions on Very Large Integration Systems, pp. 231-244, Jun. 1995.* |
B.A.A. Antao, Architectural Exploration for Analog System Synthesis, Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 529-532, May 1995.* |
C. Schneider, A Methodology for Hardware Architecture Trade-off at Different Levels of Abstraction, European Design and Test Conference, pp. 537-541, Mar. 1997.* |
S. Antoniazzi et al., A Methodology for Control Dominated Systems CoDesign, Proceedings, Third International Workshop on Hard/Software Codesign, pp. 2-9, Sep. 1994.* |
A. Jemai et al., Architectural Simulation in the Context of Behavioral Synthesis, Proceedings, Design, Automation and Test in Europe, pp. 590-595, Feb. 1998.* |
T. Camposano et al., Synthesizing Circuits from Behavioural Descriptions, IEEE Transactions on COmputer-Aided Design of Integrated Circuits and Systems, pp. 171-180, Feb. 1989.* |
Buonanno et al., “Application of a Testing Framework to VHDL Descriptions at Different Abstraction Levels,” 1997 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Oct. 1997, pp. 654-659. |
Hsu et al., “Digital Design From Concept to Prototype in Hours,” 1994 IEEE Asia-Pacific Conference on Circuits and systems, Dec. 1994, pp. 175-181. |
Ly et al., “Scheduling Using Behavioral Templates,” Proceedings of the 32nd ACM/IEEE Design Automation Conference, Jun. 1995, pp. 101-106. |
Zivojnovic et al., “LISA—Machine Descriptional Language and Generic Machine Model for HW/SW Co-Design,” IEEE 1996 Workshop on VLSI Signal Processing, Oct. 1996, pp. 127-136. |
McFarland, Michael et al., The High-Level Synthesis of Digital Systems, Proceedings of the IEEE, vol. 78, No. 2, pp. 301-318, Feb. 1990.* |
Ly, T.A.; Applying Simulated Evolution to HIgh Level Synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 389-409, Mar. 1993.* |
Patel, M.R.K., A Design Representation for High Level Synthesis, Proceedings of the European Design Automation Conference, pp. 374-379, Mar. 1990.* |
Walker, R.A. et al., Behavioral Transformation for Algorithmic Level IC Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1115-1128, Oct. 1989.* |
Shirai, K. A Design System for Special Purpose Processors Based on Architectures for Distributed Processing, Proceedings of the Design Automation Conference, pp. 380-385, Sep. 1995.* |
Park, N., Et al., Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 356-370, Mar. 1988.* |
Fuhrman, Thomas E., Industrial Extensions to University High Level Synthesis Tools: Making it work in the real world, Proceedings of the 28th Conference on ACM/IEEE design Automation conference, pp. 520-525, Jun. 1991.* |
Walker, Robert et al., Increasing User Interaction During High Level Synthesis, Proceedings of the 24th Annual International Symposium on Microarchitecture, pp. 133-142, Nov. 1991.* |
Thomas, D.E., The System Architect's Workbench, Proceedings of the 25th Design Automation Conference, pp. 337-343, Jun. 1988.* |
Camposano, R., From Behavior to Structure: High Level Synthesis, IEEE Design & Test of Computers, pp.8-19, Oct. 1990.* |
Perkowski, Marek et al., Diades, A High Level Synthesis System, IEEE International Symposium on Circuits and Systems, pp. 1895-1898, May 1989.* |
Kucukcakar et al., Matisse: An Architectural Design Tool for Commodity ICs, IEEE Design & Test of Computers, vol. 15, Issue 2, Apr.-Jun. 1998, pp. 22-33.* |
Peter F.A. Middelhoek et al., From VHDL to Efficient and First-Time-Right Designs: A Formal Approach, ACM Trans. Des. Autom. Electron. Syst., Apr. 1996, pp. 205-250. |