Claims
- 1. An improved electronic postage meter system having, a microprocessor, addressable and redundant non-volatile memory means, said non-volatile memory means having two separate non-volatile memory units, an address bus means connected to said non-volatile memory means and said microprocessor, and a data bus means connected to said non-volatile memory means and said microprocessor, wherein the improvement comprises:
- said microprocessor being programed to generate data for sequentially writing to said non-volatile memory means and to read data from said non-volatile memory means such that said data is redundantly written in respective ones of said non-volatile memory units, whereby time dependent faults will not affect data in both non-volatile memory units,
- said memory units being of different write storage technologies whereby said memory units are subject to at least one different write failure modes.
- 2. An improved electronic postage meter system as claimed in claim 1 wherein said non-volatile memory units are comprised of a first one of said non-volatile memory units being a battery back-up random access memory and a second one of said non-volatile memory units being a EAROM.
- 3. An improved electronic postage meter system as claimed in claim 1 wherein said non-volatile memory units are comprised of a first one of said non-volatile memory units being a battery back-up random access memory and a second one of said non-volatile memory units being EEPROM.
- 4. An improved electronic postage meter system as claimed in claim 1 wherein said non-volatile memory units are comprised of a first one of said non-volatile memory units being a EAPROM random access memory and a second one of said non-volatile memory units being a EEPROM.
- 5. An improved electronic postage meter system having, a microprocessor, addressable and redundant non-volatile memory means, said non-volatile memory means having two separate non-volatile memory units, an address bus means connected to said non-volatile memory means and said microprocessor, and a data bus means connected to said non-volatile memory means and said microprocessor, wherein the improvement comprises:
- said microprocessor being programmed to generate data for sequentially writing to said non-volatile memory means and to read data from said non-volatile memory means such that said data is redundantly written in respective ones of said non-volatile memory units, whereby time dependent faults will not affect data in said memory units being of different write storage technologies whereby said memory units are subject to at least one different write failure modes, both non-volatile memory units,
- means for causing said data to be stored in said respective non-volatile memory units in different forms.
- 6. An improved electronic postage meter system as claimed in claim 5 wherein said means for causing said data to be stored in different forms comprises a coder-decoder means for receiving said data and encoding said data prior to said data being written to a first one of said non-volatile memory units and for decoding said data upon retrieval of said data from said first non-volatile memory unit.
- 7. An improved electronic postage meter system as claimed in claim 5 wherein said means for causing said data to be stored in different forms comprises:
- a first coder-decoder means for receiving said data and encoding said data prior to said data being written to a first one of said non-volatile memory units and for decoding said data upon retrieval of said data from said first non-volatile memory unit; and,
- a second coder-decoder means for receiving said data and uniquely encoding said data prior to said data being written to a second one of said non-volatile ;memory units and for decoding said data upon retrieval of said data from said second non-volatile memory unit.
- 8. An improved electronic postage meter system having a microprocessor, addressable and redundant non-volatile memory means, said non-volatile memory means having first and second separate non-volatile memory units, an address bus means connected to said non-volatile memory means and said microprocessor, and a data bus means connected to said non-volatile memory means and said microprocessor, wherein the improvement comprises:
- said microprocessor being programmed to generate data for sequentially writing to said non-volatile memory means and to read data from said non-volatile memory means such that said data is redundantly written in respective ones of said non-volatile memory units, whereby time dependent faults will not affect data in both memories,
- said non-volatile memory units being of different write storage technologies whereby said memory units are subject to at least one different write failure modes; and
- first means for causing said data to be stored in said respective non-volatile memory units in different forms.
- 9. An improved electronic postage meter system as claimed in claim 8 wherein said data is first written to said first non-volatile memory unit and then redundantly written to said second non-volatile memory unit.
- 10. An improved electronic postage meter system as claimed in claim 8 or 9 further comprising a coder-decoder means for receiving said data and encoding said data prior to said data being written to a first one of said non-volatile memory units and for decoding said data upon retrieval of said data from said first non-volatile memory unit.
RELATED APPLICATIONS
Divisional of U.S. patent application Ser. No. 473,789, filed Feb. 1, 1990, now abandoned, which is a continuation of U.S. patent application Ser. No. 275,610, filed Nov. 25, 1988, now U.S. Pat. No. 4,916,623, which is a continuation of U.S. patent application Ser. No. 692,720, filed Jan. 18, 1985, now abandoned, which is a divisional of U.S. patent application Ser. No. 343,877, filed Jan. 29, 1982, now abandoned.
US Referenced Citations (18)
Foreign Referenced Citations (6)
Number |
Date |
Country |
0017406 |
Mar 1980 |
EPX |
0026734 |
Sep 1980 |
EPX |
80300898.6 |
Oct 1980 |
EPX |
0019515 |
Nov 1980 |
EPX |
3024370 |
Jun 1980 |
DEX |
2079223A |
Jul 1981 |
GBX |
Non-Patent Literature Citations (6)
Entry |
Chamoff et al., "Non-Volatile Total Implementation", IBM Technical Disclosure Bulletin, vol. 20, No. 10, Mar. 1978, pp. 4071-4072. |
Hackl et al., "Dynamic Allocation of High Availability Storage", IBM TDB, vol. 10, No. 10, Mar. 1968, pp. 1484-1485. |
Katsuki, D., et al., "Pluribus--An Operational Fault-Tolerant Multiprocessor," IEEE Proceedings, vol. 10, No. 10 (Oct. 1978). |
Szygenda, S. A., et al., "Self-Diagnosis and Self-Repair in Memory: An Integrated Systems Approach", IEEE Transactions on Reliability, vol. R-22, No. 1 (Apr. 1973). |
Depledge, P. G., "Fault-Tolerant Computer Systems", IEEE Proceedings A, vol. 128, No. 4 (Oct. 1981). |
Irwin, J. W., "Microprocessor Error Layout", IBM Technical Disclosure Bulletin, vol. 18, No. 4, Sep. 1975, pp. 1011-1013. |
Divisions (2)
|
Number |
Date |
Country |
Parent |
473789 |
Feb 1990 |
|
Parent |
343877 |
Jan 1982 |
|
Continuations (2)
|
Number |
Date |
Country |
Parent |
275610 |
Nov 1988 |
|
Parent |
692720 |
Jan 1985 |
|