Electronics enclosure

Information

  • Patent Grant
  • D805486
  • Patent Number
    D805,486
  • Date Filed
    Monday, July 10, 2017
    7 years ago
  • Date Issued
    Tuesday, December 19, 2017
    7 years ago
  • US Classifications
    Field of Search
    • US
    • D14 356-358
    • D14 361
    • D14 362
    • D14 365
    • D14 367
    • D14 370
    • D14 388
    • D14 432
    • D14 496
    • D14 125
    • D14 140
    • D14 142
    • D14 155
    • D14 168
    • D14 240
    • D14 243
    • D14 299
    • D14 188
    • D14 300
    • D14 301
    • D13 103
    • D13 107
    • D13 108
    • D13 123
    • D13 152
    • D13 158
    • D13 159
    • D13 1621
    • D13 182
    • D13 199
    • D13 110
    • D13 151
    • D13 162
    • D13 184
    • D13 179
    • D13 180
    • CPC
    • H05B37/00
    • H05B41/00
    • H05B39/00
    • H05B39/02
    • H05B39/04
    • H05B39/041
    • H05B39/045
    • H05B39/08
    • G06F1/00
    • G06F1/02
    • G06F1/1635
    • G06F1/18
    • G06F1/181
    • G06F1/189
    • G06F1/206
    • G06F21/00
    • H05K5/00
  • International Classifications
    • 1399
    • Term of Grant
      15Years
Abstract
Description


FIG. 1 is a perspective view of an electronics enclosure showing our new design;



FIG. 2 is an end view thereof;



FIG. 3 is a second end view thereof;



FIG. 4 is a side view thereof;



FIG. 5 is a second side view thereof;



FIG. 6 is a top view thereof; and,



FIG. 7 is a bottom view thereof.


The broken lines in the Figures are for the purpose of illustrating unclaimed portions of the electronics enclosure and form no part of the claimed design.


The shade lines in the Figures show contour and not surface ornamentation.


Claims
  • The ornamental design for an electronics enclosure, as shown and described.
US Referenced Citations (67)
Number Name Date Kind
D267949 Hisatsune Feb 1983 S
D281315 Kjeld Nov 1985 S
D335670 Kerr May 1993 S
D368261 Shushurin Mar 1996 S
D377335 Katooka Jan 1997 S
D386148 Katooka Nov 1997 S
D400167 Klaus Oct 1998 S
D402627 Klaus Dec 1998 S
D421598 Berusha et al. Mar 2000 S
D429225 Halliday Aug 2000 S
D431816 Beaumont Oct 2000 S
D436918 Matsuda Jan 2001 S
D437288 Light Feb 2001 S
D464327 Frank, Jr. Oct 2002 S
D469401 Griffey Jan 2003 S
D474738 Ishii May 2003 S
D479195 Krieger Sep 2003 S
D486446 Hriscu Feb 2004 S
D489682 Guillarme May 2004 S
D499074 Cook et al. Nov 2004 S
D503676 Krieger Apr 2005 S
D505915 Hussaini Jun 2005 S
D507528 Feldman Jul 2005 S
D510736 Chen Oct 2005 S
D513247 Matsuoka Dec 2005 S
D516554 Richardson et al. Mar 2006 S
D520985 Ishinabe May 2006 S
D538260 Wada Mar 2007 S
D538742 Pickvet Mar 2007 S
D540253 Tsai Apr 2007 S
D546282 Wardenburg Jul 2007 S
D548695 Krieger Aug 2007 S
D549214 Uehara Aug 2007 S
D551621 Iacovelli Sep 2007 S
D561688 Hussaini Feb 2008 S
D565030 Amit Mar 2008 S
D577668 Buck Sep 2008 S
D585439 Ching Jan 2009 S
D586814 Kramer Feb 2009 S
D595647 Shum Jul 2009 S
D600698 Kramer Sep 2009 S
D610539 Dahan Feb 2010 S
D616376 Lannoch May 2010 S
D617788 Crisp Jun 2010 S
D619104 Boyland Jul 2010 S
D620432 Chen Jul 2010 S
D621350 Huang Aug 2010 S
D621351 Huang Aug 2010 S
D649141 Thomas et al. Nov 2011 S
D655280 MacManus et al. Mar 2012 S
D684130 Vincent Jun 2013 S
D690738 York Oct 2013 S
D697901 Gae et al. Jan 2014 S
D709449 Oba Jul 2014 S
D713336 Penn Sep 2014 S
D716730 Liu Nov 2014 S
D721738 Hochman Jan 2015 S
D730333 Matsumoto May 2015 S
D737817 Starck Sep 2015 S
D739347 Huang Sep 2015 S
D751998 Hochman Mar 2016 S
D780692 Hopponen Mar 2017 S
D786204 Hochman May 2017 S
D786475 Hargreaves May 2017 S
D789931 Drew Jun 2017 S
20060214592 Hopkins Sep 2006 A1
20110111636 Zheng May 2011 A1
Foreign Referenced Citations (1)
Number Date Country
81279 Jul 1997 CA
Non-Patent Literature Citations (2)
Entry
Aitech, Embedded Computing Without Compromise, Dual VME Slot Enclosure (Jun. 29, 2017).
Aitech, Embedded Computing Without Compromise, Full ATR Short VME Enclosure (Jun. 29, 2017).