Avery, "Using SCR's as Transient Protection Structures in Integrated Circuits", EOS/ESD Symp. Proc., EOS-5, pp. 177-180 (1983). |
Chatterjee et al., "A Low-Voltage Triggering SCR For On-Chip ESD Protection at Output and Input Pads", Proc. 1990 Symp. VLSI Tech., pp. 75-76. |
Duvvury et al., "ESD Phenomena and Protection Issues in CMOS Output Buffers", IEEE/IRPS, pp. 174-180 (1987). |
Khurana et al., "ESD On CHMOS Devices-Equivalent Circuits, Physical Models and Failure Mechanisms", IEEE/IRPS, pp. 212-223 (1985). |
Rieck et al., "Novel ESD Protection for Advanced CMOS Output Drivers", EOS/ESD Symp. Proc., EOS-11, pp. 182-189 (1989). |
Roundtree et al., "A Process-Tolerant Input Protection Circuit For Advanced CMOS Processes", EOS/ESD Symp. Proc., EOS-10, pp. 201-205 (1988). |
Wu et al., "A New On-Chip ESD Protection Circuit with Dual Parasitic SCR Structures for CMOS VLSI", IEE Journal of Solid State Circuits, vol. 27, No. 3, Mar. 1992. |