IBM Technical Disclosure Bulletin, vol. 23 No. 2, Jul. 1980, "Lateral NPN Protect Device" by Banker et al., pp. 594-595. |
Avery, "Using SCR's as Transient Protection Structures in Integrated Circuits," Electrical Overstress/Electrostatic Discharge Symposium Proceeding, (ITT Research Institute, 1983), pp. 177-180. |
Rountree, et al., "A Process-Tolerant Input Protection Circuit for Advanced CMOS Processes", Electrical Overstress/Electrostatic Discharge Symposium Proceedings, (EOS/ESD Association and ITT Research Institute, 1988), pp. 201-205. |