Enabling method to prevent glitches in waveform of arbitrary phase

Abstract

The present invention includes a system that has been developed to vary the starting and stopping of a pulse train of arbitrary phase without glitches, spurious pulses, or spurious change in duty cycle. This is accomplished by a system for generating a gated periodic waveform, the system includes a generator for generating a periodic waveform of adjustable phase; a device for providing a delayed enable signal based on the phase of the periodic waveform so that the gated periodic waveform can be started and stopped without creating undesirable changes in the gated periodic waveform; and a logic element for generating a gated periodic waveform based on the delayed enable signal and the periodic waveform of adjustable phase.

Description

FIELD OF THE INVENTION

[0001] This invention relates generally to electronic imaging systems and, more particularly, to starting and stopping critical systems clocks without creating glitches or spurious pulses.

BACKGROUND OF THE INVENTION

[0002] A series of logic-level pulses can typically be created by performing a logical AND of a continuously running pulse train with a positive logic enable signal. To avoid shortened pulses or glitches at turn-on or turn-off, the enable signal should transition from low to high and high to low when the pulse train is low.

[0003] If the phase of the continuously running pulse train is varied, the phase of the enable signal must be varied accordingly. However, the enable signal is typically generated by logic running from a non-adjustable system clock of fixed phase. Consequently, a mechanism is needed for varying the phase of the enable signal so that shortened pulses or glitches are not created.

SUMMARY OF THE INVENTION

[0004] The present invention is directed to providing a mechanism for varying the phase of the enable signal. Briefly summarized, according to one aspect of the present invention, the invention includes a system for generating a gated periodic waveform, the system includes (a) a generator for generating a periodic waveform of adjustable phase; (b) a device for providing a delayed enable signal based on the phase of the periodic waveform so that the gated periodic waveform can be started and stopped without creating undesirable changes in the gated periodic waveform; and (c) a logic element for generating a gated periodic waveform based on the delayed enable signal and the periodic waveform of adjustable phase.

[0005] These and other aspects, objects, features and advantages of the present invention will be more clearly understood and appreciated from a review of the following detailed description of the preferred embodiments and appended claims, and by reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0006] FIG. 1 is a timing diagram showing the various clocks and phases used in the present invention;

[0007] FIG. 2 is a logic diagram showing the logic used to create a gated pulse train of the present invention;

[0008] FIG. 3 is an alternative embodiment of FIG. 2; and

[0009] FIG. 4 is a timing diagram for FIG. 2.

DETAILED DESCRIPTION OF THE INVENTION

[0010] In FIG. 1 are shown four ‘core clock’ phases each having a 90-degree phase separation. These core clocks are used as inputs to an enable delay logic 10 shown in FIG. 2. Also shown in FIG. 1 are 64 free running clock phases, “PULSE_TRAIN_PHASE—0” through “PULSE_TRAIN_PHASE—63”, where “PULSE_TRAIN_PHASE—0” is phase aligned with the “CORE_CLK—0”, and each successive phase of “PULSE_TRAIN_PHASE—0” through “PULSE_TRAIN_PHASE—63” is shifted by {fraction (1/64)}th of the clock period from the previous phase. These will be used as inputs to a multiplexer 20 shown in FIG. 2.

[0011] FIG. 2 shows delay logic 10 for an “ENABLE” signal which is generated externally for producing a “GATED_PULSE_TRAIN” signal. The control bus 30 is used by the multiplexer 20 to select a phase of the pulse train to be passed by the multiplexer 20, and is also used by the gating control logic 40 to enable one of the delay paths (Gate 0, Gate 16, Gate 32, Gate 48 and Gate 56). It is instructive to note that only one of these paths is enabled, and the others are disabled and drive a logic 0 to the OR gate 60. The delay path from signal “GATE—0” uses AND gate 70 to allow the system enable signal to pass to flip-flop 80. The clock for flip-flop 80 is the falling edge of “CORE_CLK_90”. This delays the system enable signal by ¾ of the clock period. The output of flip-flop 80 goes to OR gate 60 and then to AND gate 90 where the enabling and disabling of the selected pulse train phase is accomplished.

[0012] The delay path from signal “GATE—16” uses AND gate 100 to allow the system enable to pass to flip-flop 110. The clock for flip-flop 110 is the rising edge of “CORE_CLK—0”. This delays the system enable by a full clock period and correspondingly delays the enabling and disabling of the selected pulse train at AND gate 90. By performing similar analysis of the delay paths for “GATE—32”, “GATE—48”, and “GATE—56” it is observed that the enabling and disabling at AND gate 90 is delayed by 1.25, 1.5 and 1.75 clock periods, respectively. It is noted that the flip-flops associated with these gates function substantially similar to flip-flops 80 and 110 to create the delays and will not be discussed in detail herein. It is noted that two flip-flops are in each path to create additional delay as those skilled in the art will readily recognize.

[0013] FIG. 3 shows another delay logic 120 for an “ENABLE” signal which is generated externally for producing a “GATED_PULSE_TRAIN” signal. The logic herein is similar to FIG. 2 with the exception that the delay paths are as follows. The delays for signal paths “Gate—0”, “Gate—16”, “Gate—32”, “Gate—48”, and “Gate—56” are 1.25, 1.5, 1.75, 2, and 2.25 clock periods respectively. For clarity, similar components are used for the logic 20, 30, 60 and 90 in both FIGS. 2 and 3. For other components, those skilled in the art would readily recognize how the new delays are implemented with the flip-flops shown, and as a result, it will not be discussed in detail herein.

[0014] FIG. 4 illustrates the timing for FIG. 2. The “ENABLE” signal is generated externally by clocked logic (not shown) using “CORE_CLK—0”. In this example the “CNTL_BUS” value has resulted in the “GATE—0” signal path being selected by “GATING CONTROL LOGIC” 40. This results in creating a “DELAYED_ENABLE” signal which is delayed ¾ths of the clock period from “CORE_CLK—0”. This causes transition of “DELAYED_ENABLE” at AND gate 90 to occur while signal “MUX_OUT” is low, thus precluding any shortened pulses or glitches when starting or stopping signal “GATED_PULSE_TRAIN”.

[0015] The invention has been described in detail with particular reference to certain preferred embodiments thereof, but it will be understood that variations and modifications can be effected within the spirit and scope of the invention.

Parts List

[0016] 10 enable delay logic

[0017] 20 multiplexer

[0018] 30 control bus

[0019] 40 gating control logic

[0020] 60 OR gate

[0021] 70 AND gate

[0022] 80 flip-flop

[0023] 90 AND gate

[0024] 100 AND gate

[0025] 110 flip-flop

[0026] 120 another delay logic

Claims

1. A system for generating a gated periodic waveform, the system comprising: (a) a generator for generating a periodic waveform of adjustable phase; (b) a device for providing a delayed enable signal based on the phase of the periodic waveform so that the gated periodic waveform can be started and stopped without creating undesirable changes in the gated periodic waveform; and (c) a logic element for generating a gated periodic waveform based on the delayed enable signal and the periodic waveform of adjustable phase.

2. The system as in claim 1, wherein the generator generates a plurality of phases for the periodic waveform, and the device for providing the delayed enable signal receives phase information from the generator and creates the delayed enable signal based on the received phase information.

3. The system as in claim 1 further comprising a selector for selecting a waveform from a plurality of waveforms.

4. The system as in claim 3, wherein the selector is a multiplexer.

5. The system as in claim 1, wherein the device for providing the delayed enable signal includes a plurality of enabling logic elements for enabling a delay path from a plurality of delayed paths.

6. The system as in claim 5, wherein the plurality of delayed paths utilizes a plurality of clocks of predetermined phase with respect to a primary enable signal.