Gonzalez et al, “Virtual-Physical Registers”, 1998 Fourth International Symposium on High-Performance Computer Architecture, Las Vegas, Nevada, Feb. 1-4, 1998, IEEE Computer Society, Los Alamitos, California. |
Gonzalez et al, “Virtual Registers”, Fourth International Conference on High-Performance Computing, Dec. 18-21, 1997, Bangalore, India, IEEE Computer Society, Los Alamitos, California. |
Anderson et al, “The IBM System/360 Model 91:Machine Philosophy and Instruction-Handling”, IBM Journal of Research and Development, vol. 11, No. 1, Jan. 1967, pp. 8-24. |
Butler et al, “An Area-Efficient Register Alias Table for Implementing HPS”, Proceedings of the 1990 Int'l. Conference on Parallel Processing, vol. 1 Architecture, Aug. 13-17, 1990, Pennsulvania State University Press, University Park, PA, pp. I-611 to I-612. |
Butler et al, “A Comparative Performance Evaluation of Various State Maintenance Mechanisms”, Proceedings of the 26th Annual Int'l. Symposium on Microarchitecture, Dec. 1-3, 1993, Austin, TX, pp. 70-79. |
Chrysos et al, “Memory Dependence Prediction Using Store Sets”, Proceedings of the 25th Annual Int'l. Symposium on Computer Architecture, Jun. 27-Jul. 1, 1998, Barcelona, Spain, pp. 142-153. |
Farkas et al, “Register File Design Considerations in Dynamically Scheduled Processors”, WRL Research Report 95/10, Nov. , 1995, Palo Alto, CA. |
Franklin et al, “ARB: A Hardware Mechanism for Dynamic Reordering of Memory References”, IEEE Transactions on Computers, vol. 45, No. 5, May, 1996, pp. 552-571. |
Gallagher et al, “Dynamic Memory Disambiguation using the Memory Conflict Buffer”, Proceedings of the 6th Int'l. Conference on Architectural Support for Programming Languages and Operating Sytems, Oct. 4-7, 1994, San Jose, CA, pp. 183-193. |
Keller, Robert, “Look-Ahead Processors”, Computing Surveys, vol. 7, No. 4, Dec. 1975, New York, NY, pp. 177-195. |
Hwu et al, “Checkpoint Repair for High-Performance Out-of-Order Machines”, vol. C-36, No. 12, Dec. 1987, New York, NY, pages 177-195. |
Pentium® Prop Family Developer's Manual, vol. 2: Programmer's Referance Manual, Jan. 1996, Chapters 1 and 2. |
Johnson, Mike, Superscalar Microprocessor Design, 1991, Chapters 10 and 11, Englewood Cliffs, NJ. |
Lipasti et al, “Exceeding the Dataflow Limit Via Value Prediction”, Proceedings of the 29th Annual IEEE/ACM Int'l. Symposium on Microarchitecture, Dec. 2-4, 1996, pp. 226-237. |
Martin et al, “Exploiting Dead Value Information”, Proceedings of the 30th Annual IEEE/ACM Int'l. Symposium on Microarchitecture, Dec. 1-3, |
Moshovos et al, “Dynamic Speculation and Synchronization of Data Dependence”, Proceedings of the 24th Annual Int'l. Symposium on Computer Architecture, Jun. 2-4, 1997, Denver, CO, pp. 181-193. |
Moshovos et al, “Streamlining Inter-Operation Memory Communication Via Data Dependence Prediction”, Proceedings of the 30 Annual IEEE/ACM Int'l. Symposium on Microarchitecture, Dec. 1-3, 1997, Research Triangle park, NC, pp. 235-245. |
Moudgill et la, “Register Renaming and Dynamic Speculation: An Alternative Approach”, Proceedings of the 26th Annual Int'l. Symposium on Microarchitecture, Dec. 1-3, 1993, Austin, TX, pp. 202-213. |
Patt et al, “HPS, A New Microarchitecture: Rationale and Introduction”, Proceedings of the 18th Annual Workshop on Microprogramming, Pacific Grove, CA, vol. 16, No. 4, Dec. 3-6, 1985, pp. 103-108. |
Smith et al, “Implementation of Precise Interrupts in Piplined Processors”, Proceedings of the 12th Annual Int'l. Symposium on Computer Architecture, Jun. 17-19, 1985, Boston, MA, pp. 36-44. |
Smith et al, “The Microarchitecure of Superscalar Processors”, Proceedings of the IEEE, Dec. 1995, pp. 1609-1624. |
Sodami et al., “Dynamic Instruction Reuse”, Conference Proceedings of the 24th Annual Int'l. Symposium on Computer Architecture, Jun. 2-4, 1997, Denver, CO, pp. 194-205. |
Tjaden et al, “Detection and Parallel Execution of Independent Instructions”, IEEE Transactions on Computers, vol. C-19, No. 10, Oct. 1970, pp. 889-895. |
Tyson et al, “Improving the Accuracy and Performance of Memory Communication Through Renaming”, Proceedings of the 30th Annual IEEE/ACM Int'l. Symposium on Microarchitecture, Dec. 1-3, 1997, Research Triangle Park, NC, pp. 218-227. |
Weiss et al, “Instruction Issue Logic in Pipelined Supercomputers”, vol. C-33 No. 11, Nov. 1984, pp. 1013-1022. |
Jourdan et al, “A Novel Renaming Scheme to Exploit Value Temporal Locality through Physical Register Reuse and Unification”, Proceedings 31st Annual ACM/IEEE Int'l Symposium on Microarchitecture, Nov. 30-Dec. 2, 1998, Dallas, TX, pp. 216-225. |