Patent Grant
11082007
The technology of the disclosure relates generally to radio frequency (RF) power amplifier circuits.
Mobile communication devices have become increasingly common in current society for providing wireless communication services. The prevalence of these mobile communication devices is driven in part by the many functions that are now enabled on such devices. Increased processing capabilities in such devices means that mobile communication devices have evolved from being pure communication tools into sophisticated mobile multimedia centers that enable enhanced user experiences.
Fifth-generation (5G) new radio (NR) (5G-NR) wireless communication technology has been widely regarded as the next wireless communication standard beyond the current third-generation (3G) communication standard, such as wideband code division multiple access (WCDMA), and fourth-generation (4G) communication standard, such as long-term evolution (LTE). As such, a 5G-NR capable mobile communication device is expected to achieve significantly higher data rates, improved coverage range, enhanced signaling efficiency, and reduced latency compared to a conventional mobile communication device supporting only the 3G and 4G communication standards.
The 5G-NR capable mobile communication device can be configured to transmit a radio frequency (RF) signal(s) in a millimeter wave (mmWave) RF spectrum(s), such as an RF spectrum above 28 GHz. RF signals transmitted in the mmWave RF spectrum are susceptible to attenuation and interference. In this regard, the 5G-NR capable mobile communication device typically employs power amplifier phase array and antenna array to shape the RF signal(s) into a directional RF beam(s) for transmission in the mmWave RF spectrum(s). Depending on the application scenarios supported by the 5G-NR capable mobile communication device, the power amplifier phase array may be configured to include from tens to hundreds of power amplifiers. Notably, power amplifiers in the power amplifier phase array can generate excessive heat when operating at suboptimal efficiency. As such, it may be desirable to improve operating efficiency of the power amplifier phase array to help reduce heat dissipation in the 5G-NR capable mobile communication device.
Envelope tracking (ET) is a power management technology designed to improve efficiency levels of the power amplifiers in the power amplifier phase array to help reduce power consumption and thermal dissipation in the 5G-NR capable mobile communication device. In an ET system, each of the power amplifiers is configured to amplify the RF signal(s) based on a time-variant ET voltage generated in accordance with a time-variant power envelope of the RF signal(s). The time-variant ET voltage increases as the time-variant power envelope rises and decreases as the time-variant power envelope falls. Understandably, the better the time-variant ET voltage tracks the time-variant power envelope, the higher efficiency can be achieved in the power amplifiers. In this regard, it may be desirable to enable ET in the 5G-NR capable mobile communication device to help improve the efficiency levels of the power amplifiers in the power amplifier phase array.
Embodiments of the disclosure relate to an envelope tracking (ET) integrated circuit (IC) (ETIC) and related ET amplifier apparatus. The ETIC includes a number of ET circuits coupled to a number of amplifier circuits configured to amplify a radio frequency (RF) signal based on a number of ET voltages, respectively. The ET circuits are configured to generate the ET voltages based on a number of ET target voltages, respectively. The ETIC also includes a reference ET circuit configured to generate a reference ET voltage based on a maximum ET target voltage among the ET target voltages. In examples discussed herein, a selected ET circuit(s) among the ET circuits is originally configured to generate a respective ET voltage(s) based on a respective ET target voltage(s) that happens to be the maximum ET target voltage. In this regard, the selected ET circuit(s) may be configured not to generate the respective ET voltage(s). Instead, the selected ET circuit may forward the reference ET voltage to a respective amplifier circuit(s) as the respective ET voltage. As such, it may be possible to partially or completely turn off the selected ET circuit(s), thus helping to reduce peak battery current and improve heat dissipation in an ET amplifier apparatus incorporating the ETIC.
In one aspect, an ETIC is provided. The ETIC includes a number of amplifier ports coupled to a number of amplifier circuits configured to amplify an RF signal based on a number of ET voltages, respectively. The ETIC also includes a number of ET circuits coupled to the amplifier ports, respectively. The ET circuits are configured to generate the ET voltages based on a number of ET target voltages, respectively. The ET circuits are also configured to provide the ET voltages to the amplifier ports, respectively. The ETIC also includes a reference ET circuit. The reference ET circuit is configured to generate a reference ET voltage based on a maximum ET target voltage among the ET target voltages. The reference ET circuit is also configured to provide the reference ET voltage to the ET circuits. At least one selected ET circuit among the ET circuits is configured to stop providing a respective ET voltage among the ET voltages to at least one selected amplifier port coupled to the at least one selected ET circuit. The at least one selected ET circuit among the ET circuits is also configured to provide the reference ET voltage to the at least one selected amplifier port coupled to the at least one selected ET circuit.
In another aspect, an ET amplifier apparatus is provided. The ET amplifier apparatus includes a number of amplifier circuits configured to amplify an RF signal based on a number of ET voltages, respectively. The ET amplifier apparatus also include an ETIC. The ETIC includes a number of amplifier ports coupled to the amplifier circuits, respectively. The ETIC also includes a number of ET circuits coupled to the amplifier ports, respectively. The ET circuits are configured to generate the ET voltages based on a number of ET target voltages, respectively. The ET circuits are also configured to provide the ET voltages to the amplifier ports, respectively. The ETIC also includes a reference ET circuit. The reference ET circuit is configured to generate a reference ET voltage based on a maximum ET target voltage among the ET target voltages. The reference ET circuit is also configured to provide the reference ET voltage to the ET circuits. At least one selected ET circuit among the ET circuits is configured to stop providing a respective ET voltage among the ET voltages to at least one selected amplifier port coupled to the at least one selected ET circuit. The at least one selected ET circuit among the ET circuits is also configured to provide the reference ET voltage to the at least one selected amplifier port coupled to the at least one selected ET circuit.
Those skilled in the art will appreciate the scope of the present disclosure and realize additional aspects thereof after reading the following detailed description of the preferred embodiments in association with the accompanying drawing figures.
The accompanying drawing figures incorporated in and forming a part of this specification illustrate several aspects of the disclosure, and together with the description serve to explain the principles of the disclosure.
The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the embodiments and illustrate the best mode of practicing the embodiments. Upon reading the following description in light of the accompanying drawing figures, those skilled in the art will understand the concepts of the disclosure and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.
It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present disclosure. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
It will be understood that when an element such as a layer, region, or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. Likewise, it will be understood that when an element such as a layer, region, or substrate is referred to as being “over” or extending “over” another element, it can be directly over or extend directly over the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly over” or extending “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “vertical” may be used herein to describe a relationship of one element, layer, or region to another element, layer, or region as illustrated in the Figures. It will be understood that these terms and those discussed above are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes,” and/or “including” when used herein specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure belongs. It will be further understood that terms used herein should be interpreted as having a meaning that is consistent with their meaning in the context of this specification and the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
Embodiments of the disclosure relate to an envelope tracking (ET) integrated circuit (IC) (ETIC) and related ET amplifier apparatus. The ETIC includes a number of ET circuits coupled to a number of amplifier circuits configured to amplify a radio frequency (RF) signal based on a number of ET voltages, respectively. The ET circuits are configured to generate the ET voltages based on a number of ET target voltages, respectively. The ETIC also includes a reference ET circuit configured to generate a reference ET voltage based on a maximum ET target voltage among the ET target voltages. In examples discussed herein, a selected ET circuit(s) among the ET circuits is originally configured to generate a respective ET voltage(s) based on a respective ET target voltage(s) that happens to be the maximum ET target voltage. In this regard, the selected ET circuit(s) may be configured to not generate the respective ET voltage(s). Instead, the selected ET circuit may forward the reference ET voltage to a respective amplifier circuit(s) as the respective ET voltage. As such, it may be possible to partially or completely turn off the selected ET circuit(s), thus helping to reduce peak battery current and improve heat dissipation in an ET amplifier apparatus incorporating the ETIC.
In this regard,
In a non-limiting example, the amplifier circuits 12(1)-12(N) are configured to amplify the RF signal 14, which may have been modulated in same or different phase terms θ1-θN, for concurrent transmission in a formed RF beam (also known as “beamforming”). In this regard, the ET circuits 18(1)-18(N) may be required to operate concurrently to provide the ET voltages VCC-1-VCC-N to the amplifier circuits 12(1)-12(N), respectively. Notably, each of the ET circuits 18(1)-18(N) will draw a respective battery current while generating a respective ET voltage among the ET voltages VCC-1-VCC-N. As such, the ET circuits 18(1)-18(N) may cause a substantial amount of heat to potentially degrade performance of the ETIC 10.
Although the RF signal 14 may have been modulated in the phase terms θ1-θN prior to being amplified by the amplifier circuits 12(1)-12(N), some or all of the RF signal 14 in the phase terms θ1-θN can correspond to identical peak-to-peak signal amplitudes. In this regard, some or all of the ET circuits 18(1)-18(N) may generate an identical ET voltage among the ET voltages VCC-1-VCC-N based on an identical ET target voltage among the ET target voltages VTGT-1-VTGT-N. As such, it may be possible to generate the identical ET voltage using a single ET circuit and power off some or all of the ET circuits 18(1)-18(N) to help reduce battery current drain and improve heat dissipation in the ETIC 10.
In this regard, the ETIC 10 is configured to include a reference ET circuit 20 in addition to the ET circuits 18(1)-18(N). The reference ET circuit 20 is configured to generate a reference ET voltage VCCr based on a maximum ET target voltage VTGT-MAX among the ET target voltages VTGT-1-VTGT-N. In one non-limiting example, the maximum ET target voltage VTGT-MAX can be equal to a maximum of the ET target voltages VTGT-1-VTGT-N. In another non-limiting example, the maximum ET target voltage VTGT-MAX can be equal to the maximum of the ET target voltages VTGT-1-VTGT-N plus a headroom voltage (e.g., 0.1 V). In other words, the maximum ET target voltage VTGT-MAX is greater than or equal to any of the ET target voltages VTGT-1-VTGT-N.
Accordingly, at least one selected ET circuit among the ET circuits 18(1)-18(N) may be configured to stop providing a respective ET voltage VCC1 to at least one selected amplifier port among the amplifier ports 16(1)-16(N) that is coupled to the selected ET circuit. Instead, the selected ET circuit can be configured to provide the reference ET voltage VCCr to the coupled amplifier port. Accordingly, it may be possible to partially or completely turn off the selected ET circuit to help reduce battery current drain and improve heat dissipation in the ETIC 10.
The selected ET circuit can be any ET circuit(s) among the ET circuits 18(1)-18(N) that may have been configured to receive a respective ET target voltage(s) that is equal to the maximum ET target voltage VTGT-MAX or less than the maximum ET target voltage VTGT-MAX by a defined margin (e.g., 0.1 V). For example, the ET circuit 18(1) may have been configured to receive the ET target voltage VTGT-1 that equals the maximum ET target voltage VTGT-MAX or is less than the maximum ET target voltage VTGT-MAX by the defined margin. As such, the ET circuit 18(1) may become the selected ET circuit that is configured to stop providing the respective ET voltage VCC1 to the amplifier port 16(1) and forward the reference ET voltage VCCr to the amplifier port 16(1) instead. Accordingly, the ET circuit 18(1) may be partially or completely turned off. Notably, as more of the ET circuits 18(1)-18(N) can operate as the selected ET circuit, more of the ET circuits 18(1)-18(N) can be partially or completely turned off and, therefore, more heat dissipation improvement can be achieved in the ETIC 10.
The ETIC 10 can be configured to include a direct current (DC) circuit 22, which may include a multi-level charge pump (MCP) 24 coupled in series to an inductor 26. In a non-limiting example, the MCP 24 can be a combination of micro-inductance-based and micro-capacitance-based buck-boost circuits configured to generate a number of DC voltages VDC1-VDCM based on a battery voltage VBAT. Although the MCP 24 is capable of generating the DC voltages VDC1-VDCM at different levels, the MCP 24 is configured to output only a selected DC voltage VDC among the DC voltages VDC1-VDCM at a given time. Accordingly, the inductor 26 can generate a direct current IDC based on the selected DC voltage VDC.
The reference ET circuit 20 includes a reference voltage amplifier 28 (denoted as “R-AMP”) and a reference controller 30 (denoted as “R-CONTROLLER”). The reference voltage amplifier 28 is configured to receive the maximum ET target voltage VTGT-MAX and generate an initial reference ET voltage V′CCr based on the maximum ET target voltage VTGT-MAX. The reference voltage amplifier 28 may be coupled to a reference offset capacitor 32. The reference offset capacitor 32 may be configured to raise the initial reference ET voltage V′CCr by a reference offset voltage VOFFr (e.g., 0.8 V) to generate the reference ET voltage VCCr (VCCr=V′CCr+VOFFr). In addition, the reference voltage amplifier 28 may also be configured to source a reference alternating current IACr in accordance with the maximum ET target VTGT-MAX.
In a non-limiting example, the reference ET circuit 20 and the DC circuit 22 are coupled to a coupling node 34. In this regard, the reference ET circuit 20 is configured to provide the reference ET voltage VCCr and the reference alternating current IACr to the coupling node 34 and the DC circuit 22 is configured to provide the direct current IDC to the coupling node 34. The coupling node 34 may be coupled to the ET circuits 18(1)-18(N) to provide the reference ET voltage VCCr and a reference ET current ICCr (ICCr=IDC+IACr) to any of the ET circuits 18(1)-18(N).
The reference controller 30 may be configured to receive the initial reference ET voltage V′CCr and the reference ET voltage VCCr. Accordingly, the reference controller 30 may determine a desired level of the direct current IDC based on the initial reference ET voltage V′CCr and/or the reference ET voltage VCCr. Accordingly, the reference controller 30 may control the MCP 24 to output the selected DC voltage VDC that corresponds to the desired level of the direct current IDC. The reference controller 30 may be further configured to control the reference voltage amplifier 28 (e.g., by adjusting supply voltage to output stage of the reference voltage amplifier 28) to change the initial reference ET voltage V′CCr and/or the reference alternating current IACr in accordance with the maximum ET target voltage VTGT-MAX.
The ET circuits 18(1)-18(N) include a number of switching/regulating circuits 36(1)-36(N), a number of voltage amplifiers 38(1)-38(N) (denoted as “AMP”), and a number of controllers 40(1)-40(N), respectively. The switching/regulating circuits 36(1)-36(N) include a number of inputs 42(1)-42(N) and a number of outputs 44(1)-44(N), respectively. Each of the inputs 42(1)-42(N) is coupled to the coupling node 34, and thus to the reference ET circuit 20 and the DC circuit 22. As such, each of the switching/regulating circuits 36(1)-36(N) may receive the reference ET voltage VCCr, the direct current IDC, and the reference alternating current IACr. The outputs 44(1)-44(N) are coupled to the amplifier ports 16(1)-16(N), respectively.
The voltage amplifiers 38(1)-38(N) are configured to generate a number of initial ET voltages V′CC-1-V′CC-N based on the ET target voltages VTGT-1-VTGT-N, respectively. The voltage amplifiers 38(1)-38(N) may be coupled to a number of offset capacitors 46(1)-46(N), respectively. The offset capacitors 46(1)-46(N) are configured to raise the initial ET voltages V′CC-1-V′CC-N by a number of offset voltages VOFF-1-VOFF-N to generate the ET voltages VCC-1-VCC-N, respectively. The offset capacitors 46(1)-46(N) are coupled to the outputs 44(1)-44(N) to present the ET voltages VCC-1-VCC-N at the outputs 44(1)-44(N), respectively. In addition, the voltage amplifiers 38(1)-38(N) may also be configured to source a number of alternating currents IAC-1-IAC-N and present the alternating currents IAC-1-IAC-N at the outputs 44(1)-44(N), respectively.
Given that the reference ET circuit 20 is configured to generate the reference ET voltage VCCr based on the maximum ET target voltage VTGT-MAX that is higher than or equal to any of the ET target voltages VTGT-1-VTGT-N, the reference ET voltage VCCr presented at the inputs 42(1)-42(N) will be higher than or equal to the ET voltages VCC-1-VCC-N presented at the outputs 44(1)-44(N). As such, the switching/regulating circuits 36(1)-36(N) may prevent the direct current IDC, the reference alternating current IACr, and the alternating currents IAC-1-IAC-N from flowing back toward the reference ET circuit 20 and the DC circuit 22.
In a non-limiting example, the voltage amplifier 38(1) in the ET circuit 18(1) is configured to receive the ET target voltage VTGT-1 that is either equal to the maximum ET target voltage VTGT-MAX or within the defined margin from the maximum ET target voltage VTGT-MAX. As such, the controller 40(1) may be configured to deactivate the voltage amplifier 38(1) to stop providing the ET voltage VCC-1 and the alternating current IAC-1 to the amplifier port 16(1). Instead, the controller 40(1) may configure the switching/regulating circuit 36(1) to operate as a closed switch to couple the input 42(1) directly to the amplifier port 16(1) such that the amplifier port 16(1) can receive the reference ET voltage VCCr, the direct current IDC, and the reference alternating current IACr.
In the meantime, the rest of the voltage amplifiers 38(2)-38(N) may be configured to receive the ET target voltages VTGT-2-VTGT-N that are below the maximum ET target voltage VTGT-MAX by more than the defined margin. In this regard, the controllers 40(2)-40(N) are configured to keep the voltage amplifiers 38(2)-38(N) activated to generate the ET voltages VCC-2-VCC-N and the alternating currents IAC-2-IAC-N, respectively. Accordingly, the controllers 40(2)-40(N) may control the switching/regulating circuits 36(2)-36(N) to block the reference ET voltage VCCr and/or the reference alternating current IACr from the amplifier ports 16(2)-16(N), respectively. Further, the controllers 40(2)-40(N) may configure the switching/regulating circuits 36(2)-36(N) to operate as regulators (e.g., low-dropout regulators) to adjust an amount of the direct current IDC flowing to the amplifier ports 16(2)-16(N), respectively. In a non-limiting example, the controllers 40(2)-40(N) may configure the switching/regulating circuits 36(2)-36(N) to adjust the amount of the direct current IDC flowing to the amplifier ports 16(2)-16(N) in accordance with the ET voltages VCC-2-VCC-N, respectively.
In another non-limiting example, instead of deactivating the voltage amplifier 38(1) in the ET circuit 18(1), the controller 40(1) may be configured to keep the voltage amplifier 38(1) activated to provide the ET voltage VCC-1 to the amplifier port 16(1). The controller 40(1) may control the switching/regulating circuit 36(1) to block the reference ET voltage VCCr. The controller 40(1) may configure the switching/regulating circuit 36(1) to operate as a regulator to regulate the direct current IDC and/or the reference alternating current IACr. For example, the controller 40(1) may configure the switching/regulating circuit 36(1) to pass one-half (½) of the reference alternating current IACr and control the voltage amplifier 38(1) to supplement the other ½ of the reference alternating current IACr (IAC-1=½IACr).
In the event that all of the voltage amplifiers 38(1)-38(N) are configured to receive the ET target voltages VTGT-1-VTGT-N that are either equal to the maximum ET target voltage VTGT-MAX or within the defined margin below the maximum ET target voltage VTGT-MAX, the controllers 40(1)-40(N) may be configured to deactivate all of the voltage amplifiers 38(1)-38(N), respectively. In this regard, the controllers 40(1)-40(N) can configure all of the switching/regulating circuits 36(1)-36(N) to operate as switches to provide the reference ET voltage VCCr, the direct current IDC, and the reference alternating current IACr to the amplifier ports 16(1)-16(N), respectively.
Alternatively, the controllers 40(1)-40(N) may also keep all of the voltage amplifiers 38(1)-38(N) activated to provide the ET voltages VCC-1-VCC-N to the amplifier ports 16(1)-16(N), respectively. In addition, the controllers 40(1)-40(N) may configure the switching/regulating circuits 36(1)-36(N) to block the reference ET voltage VCCr from the amplifier ports 16(1)-16(N), respectively. Further, the controllers 40(1)-40(N) may control the switching/regulating circuits 36(1)-36(N) to regulate the direct current IDC and the reference alternating current IACr that flow from the switching/regulating circuits 36(1)-36(N) to the amplifier ports 16(1)-16(N). Accordingly, the controllers 40(1)-40(N) may cause the voltage amplifiers 38(1)-38(N) to reduce or eliminate the alternating currents IAC-1-IAC-N to help improve efficiency of the voltage amplifiers 38(1)-38(N).
The ETIC 10 may be provided in an ET amplifier apparatus to enable ET operation with improved heat dissipation. In this regard,
The ET amplifier apparatus 48 includes a target voltage circuit 50 configured to generate and provide the maximum ET target voltage VTGT-MAX and the ET target voltages VTGT-1-VTGT-N to the ETIC 10. In a non-limiting example, the target voltage circuit 50 includes a voltage controller 52, a number of multipliers 54(1)-54(N), and a number of combiners 56(1)-56(N). The voltage controller 52 is configured to receive the maximum ET target voltage VTGT-MAX as an input and forward the maximum ET target voltage VTGT-MAX to the ETIC 10. The voltage controller 52 may be configured to provide the maximum ET target voltage VTGT-MAX to the multipliers 54(1)-54(N) configured to scale the maximum ET target voltage VTGT-MAX to generate the ET target voltages VTGT-1-VTGT-N lower than or equal to the maximum ET target voltage VTGT-MAX based on a number of look-up tables (LUTs) corresponding to a number of slopes SLOPE1-SLOPEN, respectively. The combiners 56(1)-56(N) are configured to further adjust the ET target voltages VTGT-1-VTGT-N based on a number of offset factors OFFSET1-OFFSETN, respectively. For an exemplary implementation of a target voltage circuit, such as the target voltage circuit 50, please refer to U.S. patent application Ser. No. 16/270,119, entitled “MULTI-VOLTAGE GENERATION CIRCUIT AND RELATED ENVELOPE TRACKING AMPLIFIER APPARATUS” and filed on Feb. 7, 2019.
The ET amplifier apparatus 48 may include or be coupled to a transceiver circuit 58 configured to generate the maximum ET target voltage VTGT-MAX and the RF signal 14. The ET amplifier apparatus 48 may also include a signal processing circuit 60 configured to modulate the RF signal 14 into the phase terms θ1-θN and provide the RF signal 14 in the phase terms θ1-θN to the amplifier circuits 12(1)-12(N), respectively.
Those skilled in the art will recognize improvements and modifications to the preferred embodiments of the present disclosure. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.
This application claims the benefit of provisional patent application Ser. No. 62/782,103, filed Dec. 19, 2018, the disclosure of which is hereby incorporated herein by reference in its entirety.
| Number | Name | Date | Kind |
|---|---|---|---|
| 5838732 | Carney | Nov 1998 | A |
| 6107862 | Mukainakano et al. | Aug 2000 | A |
| 6141377 | Sharper et al. | Oct 2000 | A |
| 6985033 | Shirali et al. | Jan 2006 | B1 |
| 7043213 | Robinson et al. | May 2006 | B2 |
| 7471155 | Levesque | Dec 2008 | B1 |
| 7570931 | McCallister et al. | Aug 2009 | B2 |
| 8461928 | Yahav et al. | Jun 2013 | B2 |
| 8476976 | Wimpenny | Jul 2013 | B2 |
| 8493141 | Khlat et al. | Jul 2013 | B2 |
| 8519788 | Khlat | Aug 2013 | B2 |
| 8588713 | Khlat | Nov 2013 | B2 |
| 8718188 | Balteanu | May 2014 | B2 |
| 8725218 | Brown et al. | May 2014 | B2 |
| 8774065 | Khlat et al. | Jul 2014 | B2 |
| 8803603 | Wimpenny | Aug 2014 | B2 |
| 8818305 | Schwent et al. | Aug 2014 | B1 |
| 8854129 | Wilson | Oct 2014 | B2 |
| 8879665 | Xia et al. | Nov 2014 | B2 |
| 8913690 | Onishi | Dec 2014 | B2 |
| 8989682 | Ripley et al. | Mar 2015 | B2 |
| 9020451 | Khlat | Apr 2015 | B2 |
| 9041364 | Khlat | May 2015 | B2 |
| 9041365 | Kay et al. | May 2015 | B2 |
| 9055529 | Shih | Jun 2015 | B2 |
| 9065509 | Yan et al. | Jun 2015 | B1 |
| 9069365 | Brown et al. | Jun 2015 | B2 |
| 9098099 | Park et al. | Aug 2015 | B2 |
| 9166538 | Hong et al. | Oct 2015 | B2 |
| 9166830 | Camuffo et al. | Oct 2015 | B2 |
| 9167514 | Dakshinamurthy et al. | Oct 2015 | B2 |
| 9197182 | Baxter et al. | Nov 2015 | B2 |
| 9225362 | Drogi et al. | Dec 2015 | B2 |
| 9247496 | Khlat | Jan 2016 | B2 |
| 9263997 | Vinayak | Feb 2016 | B2 |
| 9270230 | Henshaw et al. | Feb 2016 | B2 |
| 9270239 | Drogi et al. | Feb 2016 | B2 |
| 9271236 | Drogi | Feb 2016 | B2 |
| 9280163 | Kay et al. | Mar 2016 | B2 |
| 9288098 | Yan et al. | Mar 2016 | B2 |
| 9298198 | Kay et al. | Mar 2016 | B2 |
| 9344304 | Cohen | May 2016 | B1 |
| 9356512 | Chowdhury et al. | May 2016 | B2 |
| 9377797 | Kay et al. | Jun 2016 | B2 |
| 9379667 | Khlat et al. | Jun 2016 | B2 |
| 9515622 | Nentwig et al. | Dec 2016 | B2 |
| 9520907 | Peng et al. | Dec 2016 | B2 |
| 9584071 | Khlat | Feb 2017 | B2 |
| 9595869 | Lerdworatawee | Mar 2017 | B2 |
| 9595981 | Khlat | Mar 2017 | B2 |
| 9596110 | Jiang et al. | Mar 2017 | B2 |
| 9614477 | Rozenblit et al. | Apr 2017 | B1 |
| 9634666 | Krug | Apr 2017 | B2 |
| 9748845 | Kotikalapoodi | Aug 2017 | B1 |
| 9806676 | Balteanu et al. | Oct 2017 | B2 |
| 9831834 | Balteanu et al. | Nov 2017 | B2 |
| 9837962 | Mathe et al. | Dec 2017 | B2 |
| 9923520 | Abdelfattah et al. | Mar 2018 | B1 |
| 10003416 | Lloyd | Jun 2018 | B1 |
| 10090808 | Henzler et al. | Oct 2018 | B1 |
| 10097145 | Khlat et al. | Oct 2018 | B1 |
| 10110169 | Khesbak et al. | Oct 2018 | B2 |
| 10158329 | Khlat | Dec 2018 | B1 |
| 10158330 | Khlat | Dec 2018 | B1 |
| 10170989 | Balteanu et al. | Jan 2019 | B2 |
| 10291181 | Kim et al. | May 2019 | B2 |
| 10326408 | Khlat | Jun 2019 | B2 |
| 10382071 | Rozek et al. | Aug 2019 | B2 |
| 10439557 | Khlat | Oct 2019 | B2 |
| 10476437 | Nag | Nov 2019 | B2 |
| 20020167827 | Umeda et al. | Nov 2002 | A1 |
| 20040266366 | Robinson et al. | Dec 2004 | A1 |
| 20050090209 | Behzad | Apr 2005 | A1 |
| 20050227646 | Yamazaki et al. | Oct 2005 | A1 |
| 20050232385 | Yoshikawa et al. | Oct 2005 | A1 |
| 20060240786 | Liu | Oct 2006 | A1 |
| 20070052474 | Saito | Mar 2007 | A1 |
| 20070258602 | Vepsalainen et al. | Nov 2007 | A1 |
| 20090016085 | Rader et al. | Jan 2009 | A1 |
| 20090045872 | Kenington | Feb 2009 | A1 |
| 20090191826 | Takinami et al. | Jul 2009 | A1 |
| 20100308919 | Adamski et al. | Dec 2010 | A1 |
| 20110074373 | Lin | Mar 2011 | A1 |
| 20110136452 | Pratt et al. | Jun 2011 | A1 |
| 20110175681 | Inamori et al. | Jul 2011 | A1 |
| 20110279179 | Vice | Nov 2011 | A1 |
| 20120194274 | Fowers et al. | Aug 2012 | A1 |
| 20120200435 | Ngo et al. | Aug 2012 | A1 |
| 20120299645 | Southcombe et al. | Nov 2012 | A1 |
| 20120299647 | Honjo et al. | Nov 2012 | A1 |
| 20130021827 | Ye | Jan 2013 | A1 |
| 20130100991 | Woo | Apr 2013 | A1 |
| 20130130724 | Kumar Reddy et al. | May 2013 | A1 |
| 20130162233 | Marty | Jun 2013 | A1 |
| 20130187711 | Goedken et al. | Jul 2013 | A1 |
| 20130200865 | Wimpenny | Aug 2013 | A1 |
| 20130271221 | Levesque et al. | Oct 2013 | A1 |
| 20140009226 | Severson | Jan 2014 | A1 |
| 20140028370 | Wimpenny | Jan 2014 | A1 |
| 20140028390 | Davis | Jan 2014 | A1 |
| 20140057684 | Khlat | Feb 2014 | A1 |
| 20140103995 | Langer | Apr 2014 | A1 |
| 20140155002 | Dakshinamurthy et al. | Jun 2014 | A1 |
| 20140184335 | Nobbe et al. | Jul 2014 | A1 |
| 20140199949 | Nagode et al. | Jul 2014 | A1 |
| 20140210550 | Mathe et al. | Jul 2014 | A1 |
| 20140218109 | Wimpenny | Aug 2014 | A1 |
| 20140235185 | Drogi | Aug 2014 | A1 |
| 20140266423 | Drogi et al. | Sep 2014 | A1 |
| 20140266428 | Chiron et al. | Sep 2014 | A1 |
| 20140315504 | Sakai et al. | Oct 2014 | A1 |
| 20140361830 | Mathe et al. | Dec 2014 | A1 |
| 20140361837 | Strange et al. | Dec 2014 | A1 |
| 20150048883 | Vinayak | Feb 2015 | A1 |
| 20150071382 | Wu et al. | Mar 2015 | A1 |
| 20150098523 | Lim et al. | Apr 2015 | A1 |
| 20150155836 | Midya et al. | Jun 2015 | A1 |
| 20150188432 | Vannorsdel et al. | Jul 2015 | A1 |
| 20150236654 | Jiang et al. | Aug 2015 | A1 |
| 20150236729 | Peng et al. | Aug 2015 | A1 |
| 20150280652 | Cohen | Oct 2015 | A1 |
| 20150333781 | Alon et al. | Nov 2015 | A1 |
| 20160065137 | Khlat | Mar 2016 | A1 |
| 20160099687 | Khlat | Apr 2016 | A1 |
| 20160105151 | Langer | Apr 2016 | A1 |
| 20160118941 | Wang | Apr 2016 | A1 |
| 20160126900 | Shute | May 2016 | A1 |
| 20160173031 | Langer | Jun 2016 | A1 |
| 20160181995 | Nentwig et al. | Jun 2016 | A1 |
| 20160187627 | Abe | Jun 2016 | A1 |
| 20160197627 | Qin et al. | Jul 2016 | A1 |
| 20160226448 | Wimpenny | Aug 2016 | A1 |
| 20160294587 | Jiang et al. | Oct 2016 | A1 |
| 20170141736 | Pratt et al. | May 2017 | A1 |
| 20170302183 | Young | Oct 2017 | A1 |
| 20170317913 | Kim et al. | Nov 2017 | A1 |
| 20170338773 | Balteanu et al. | Nov 2017 | A1 |
| 20180013465 | Chiron | Jan 2018 | A1 |
| 20180048265 | Nentwig | Feb 2018 | A1 |
| 20180048276 | Khlat et al. | Feb 2018 | A1 |
| 20180076772 | Khesbak et al. | Mar 2018 | A1 |
| 20180123453 | Puggelli et al. | May 2018 | A1 |
| 20180288697 | Camuffo et al. | Oct 2018 | A1 |
| 20180302042 | Zhang et al. | Oct 2018 | A1 |
| 20180309414 | Khlat et al. | Oct 2018 | A1 |
| 20180367101 | Chen et al. | Dec 2018 | A1 |
| 20190044480 | Khlat | Feb 2019 | A1 |
| 20190068234 | Khlat et al. | Feb 2019 | A1 |
| 20190097277 | Fukae | Mar 2019 | A1 |
| 20190109566 | Folkmann et al. | Apr 2019 | A1 |
| 20190109613 | Khlat et al. | Apr 2019 | A1 |
| 20190222178 | Khlat et al. | Jul 2019 | A1 |
| 20190267956 | Granger-Jones et al. | Aug 2019 | A1 |
| 20190222175 | Khlat et al. | Oct 2019 | A1 |
| 20200007090 | Khlat et al. | Jan 2020 | A1 |
| 20200036337 | Khlat | Jan 2020 | A1 |
| 20200136561 | Khlat et al. | Apr 2020 | A1 |
| 20200136575 | Khlat et al. | Apr 2020 | A1 |
| 20200153394 | Khlat et al. | May 2020 | A1 |
| 20200177131 | Khlat | Jun 2020 | A1 |
| 20210099135 | Balteanu et al. | Apr 2021 | A1 |
| Number | Date | Country |
|---|---|---|
| 3174199 | May 2017 | EP |
| Entry |
|---|
| Notice of Allowance for U.S. Appl. No. 16/155,127, dated Jun. 1, 2020, 8 pages. |
| Corrected Notice of Allowability for U.S. Appl. No. 15/888,300, dated May 13, 2020, 7 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/246,859, dated Apr. 28, 2020, 9 pages. |
| Notice of Allowance for U.S. Appl. No. 16/354,234, dated Apr. 24, 2020, 9 pages. |
| Non-Final Office Action for U.S. Appl. No. 14/836,634, dated May 16, 2016, 9 pages. |
| Non-Final Office Action for U.S. Appl. No. 14/868,890, dated Jul. 14, 2016, 13 pages. |
| Non-Final Office Action for U.S. Appl. No. 15/792,909, dated May 18, 2018, 13 pages. |
| Notice of Allowance for U.S. Appl. No. 15/459,449, dated Mar. 28, 2018, 7 pages. |
| Notice of Allowance for U.S. Appl. No. 15/723,460, dated Jul. 24, 2018, 8 pages. |
| Notice of Allowance for U.S. Appl. No. 15/704,131, dated Jul. 17, 2018, 7 pages. |
| Notice of Allowance for U.S. Appl. No. 15/728,202, dated Aug. 2, 2018, 7 pages. |
| Non-Final Office Action for U.S. Appl. No. 15/888,300, dated Aug. 28, 2018, 11 pages. |
| Notice of Allowance for U.S. Appl. No. 15/792,909, dated Dec. 19, 2018, 11 pages. |
| Notice of Allowance for U.S. Appl. No. 15/993,705, dated Oct. 31, 2018, 7 pages. |
| Pfister, Henry, “Discrete-Time Signal Processing,” Lecture Note, pfister.ee.duke.edu/courses/ece485/dtsp.pdf, Mar. 3, 2017, 22 pages. |
| Non-Final Office Action for U.S. Appl. No. 15/888,260, dated May 2, 2019, 14 pages. |
| Non-Final Office Action for U.S. Appl. No. 15/986,948, dated Mar. 28, 2019, 8 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/018,426, dated Apr. 11, 2019, 11 pages. |
| Supplemental Notice of Allowability for U.S. Appl. No. 15/902,244, dated Mar. 20, 2019, 6 pages. |
| Notice of Allowance for U.S. Appl. No. 15/902,244, dated Feb. 8, 2019, 8 pages. |
| Advisory Action for U.S. Appl. No. 15/888,300, dated Jun. 5, 2019, 3 pages. |
| Notice of Allowance for U.S. Appl. No. 15/984,566, dated May 21, 2019, 6 pages. |
| Notice of Allowance for U.S. Appl. No. 16/150,556, dated Jul. 29, 2019, 7 pages. |
| Non-Final Office Action for U.S. Appl. No. 15/888,300, dated Jun. 27, 2019, 17 pages. |
| Final Office Action for U.S. Appl. No. 15/986,948, dated Aug. 27, 2019, 9 pages. |
| Advisory Action for U.S. Appl. No. 15/986,948, dated Nov. 8, 2019, 3 pages. |
| Notice of Allowance for U.S. Appl. No. 15/986,948, dated Dec. 13, 2019, 7 pages. |
| Final Office Action for U.S. Appl. No. 16/018,426, dated Sep. 4, 2019, 12 pages. |
| Advisory Action for U.S. Appl. No. 16/018,426, dated Nov. 19, 2019, 3 pages. |
| Notice of Allowance for U.S. Appl. No. 16/180,887, dated Jan. 13, 2020, 8 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/122,611, dated Mar. 11, 2020, 16 pages. |
| Notice of Allowance for U.S. Appl. No. 15/888,300, dated Jan. 14, 2020, 11 pages. |
| Corrected Notice of Allowability for U.S. Appl. No. 15/888,300, dated Feb. 25, 2020, 7 pages. |
| Notice of Allowance for U.S. Appl. No. 16/018,426, dated Mar. 31, 2020, 7 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/174,535, dated Feb. 4, 2020, 7 pages. |
| Quayle Action for U.S. Appl. No. 16/354,234, mailed Mar. 6, 2020, 8 pages. |
| Final Office Action for U.S. Appl. No. 16/122,611, dated Sep. 18, 2020, 17 pages. |
| Final Office Action for U.S. Appl. No. 16/174,535, dated Jul. 1, 2020, 7 pages. |
| Notice of Allowance for U.S. Appl. No. 16/246,859, dated Sep. 18, 2020, 8 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/284,023, dated Jun. 24, 2020, 7 pages. |
| Quayle Action for U.S. Appl. No. 16/421,905, mailed Aug. 25, 2020, 5 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/435,940, dated Jul. 23, 2020, 6 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/774,060, dated Aug. 17, 2020, 6 pages. |
| Notice of Allowance for U.S. Appl. No. 16/549,062, dated Dec. 18, 2020, 9 pages. |
| Notice of Allowance for U.S. Appl. No. 16/122,611, dated Jan. 13, 2021, 8 pages. |
| Notice of Allowance for U.S. Appl. No. 16/284,023, dated Jan. 19, 2021, 7 pages. |
| Notice of Allowance for U.S. Appl. No. 16/416,812, dated Feb. 16, 2021, 8 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/689,236 dated Mar. 2, 2021, 15 pages. |
| Notice of Allowance for U.S. Appl. No. 16/435,940, dated Dec. 21, 2020, 7 pages. |
| Notice of Allowance for U.S. Appl. No. 16/774,060, dated Feb. 3, 2021, 7 pages. |
| Notice of Allowance for U.S. Appl. No. 16/590,790, dated Jan. 27, 2021, 7 pages. |
| Notice of Allowance for U.S. Appl. No. 16/661,061, dated Feb. 10, 2021, 7 pages. |
| Notice of Allowance for U.S. Appl. No. 16/122,611, dated Dec. 1, 2020, 9 pages. |
| Advisory Action for U.S. Appl. No. 16/174,535, dated Sep. 24, 2020, 3 pages. |
| Notice of Allowance for U.S. Appl. No. 16/174,535, dated Oct. 29, 2020, 7 pages. |
| Final Office Action for U.S. Appl. No. 16/284,023, dated Nov. 3, 2020, 7 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/416,812, dated Oct. 16, 2020, 8 pages. |
| Quayle Action for U.S. Appl. No. 16/589,940, mailed Dec. 4, 2020, 8 pages. |
| Notice of Allowance for U.S. Appl. No. 16/122,611, dated Apr. 1, 2021, 8 pages. |
| Notice of Allowance for U.S. Appl. No. 16/689,236 dated Jun. 9, 2021, 7 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/775,554, dated Jun. 14, 2021, 5 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/582,471, dated Mar. 24, 2021, 11 pages. |
| Non-Final Office Action for U.S. Appl. No. 16/597,952, dated May 26, 2021, 7 pages. |
| Notice of Allowance for U.S. Appl. No. 16/689,521, dated May 13, 2021, 7 pages. |
| Notice of Allowance for U.S. Appl. No. 16/582,471, dated Jun. 22, 2021, 9 pages. |
| Number | Date | Country | |
|---|---|---|---|
| 20200204116 A1 | Jun 2020 | US |
| Number | Date | Country | |
|---|---|---|---|
| 62782103 | Dec 2018 | US |
