This invention relates generally to the erasing and programming of non-volatile memories and, more specifically, to techniques for reducing the widening in state distributions that can arise from, for example, charge traps between memory cells
In non-volatile memory systems, such as flash EEPROM devices, the accurate storage of data is dependent upon the data being both written and read back with accuracy. The accurate programming of data relies upon the individual memory cells being written into well-defined distributions of threshold voltage values for each of the data states that the memory cells may store. This is particularly true of multistate devices, with the situation becoming ever more critical as device sizes shrink and the voltage window allotted for an increasing number of states becomes smaller. Consequently there is an ongoing need to improve techniques for providing a tighter distribution of states during write operations.
According to a first set of aspects, a method of operating a non-volatile memory array is presented. The array includes one or more erase blocks, each having a plurality on memory cells formed along bitlines and wordlines. The method includes performing an erase operation on the memory cells of one or more selected erase blocks, where the erase operation includes performing a stress phase and an erase phase. The stress phase includes applying a pattern of voltage levels to the bitlines corresponding to the selected erase blocks, where the pattern includes a voltage differential between at least one pair of adjacent ones of the corresponding bit lines, and, while applying the pattern of voltage levels to the bitlines, applying a pulse of positive voltage to one or more of the wordlines corresponding to the selected erase blocks. The erase phase includes biasing the selected erase blocks to induce erasure of the memory cells of the selected erase block.
According to another set of aspects, a method of operating a non-volatile memory array is presented. The array includes one or more erase blocks each having a plurality of memory cells formed along bitlines and wordlines and is of a NAND type of architecture where a plurality of memory cells are connected in series between first and second select gates. The method includes performing an erase operation on the memory cells of one or more selected erase blocks, where the erase operation includes a stress phase and an erase phase. As part of the stress phase, a first high voltage pulse is applied to a first subset of one or more non-adjacent ones of the wordlines corresponding to the selected erase blocks, the first subset including at least one wordline corresponding to memory cells not adjacent to a select gate, and, while applying the high voltage pulse to the first subset of wordlines, the others of the wordlines corresponding to the selected erase blocks are set to a low voltage level. The erase phase includes biasing the selected erase blocks to induce erasure of the memory cells of the selected erase block.
In yet further aspects, a method of writing data to a non-volatile memory is presented. The method includes performing an alternating series of program and verify phases on a selected plurality of memory cells formed along a selected wordline. The verify phase includes performing a verify operation that individually locks out from further programming selected memory cells in response to successfully verifying as programmed to a corresponding target state. The programming phase includes applying a first and a second programming pulse to the selected wordline without an intervening verify operation, wherein a non-selected wordline adjacent to the selected wordline is set to a first voltage during the first programming pulse and to a second voltage during the second voltage during the second programming pulse, wherein the first and second voltages are distinct positive voltages.
Various aspects, advantages, features and embodiments of the present invention are included in the following description of exemplary examples thereof, whose description should be taken in conjunction with the accompanying drawings. All patents, patent applications, articles, other publications, documents and things referenced herein are hereby incorporated herein by this reference in their entirety for all purposes. To the extent of any inconsistency or conflict in the definition or use of terms between any of the incorporated publications, documents or things and the present application, those of the present application shall prevail.
The techniques presented below can be used to improve the reliability and endurance of non-volatile memories by reducing the effects of charge traps between memory cells as a non-volatile memory is cycled over many erase/program cycles. Under the prior art, one way to lessen such degradation effects is to optimize processing during manufacturing, but this is not always scalable for technology generations as devices continue to shrink in size. Another way to treat this problem is reducing the programming step-size to accommodate the wider distributions; however, this slows programming speeds, introducing an often unacceptable performance penalty. The techniques presented here apply include a stress or conditioning phase with the erase process in order to reduce amount of charge traps between memory cells, especially for cycled cells. In the following this is often referred to as pre-stress/pre-conditioning as, in many embodiments, it occurs before the actually erase phase of the larger erase operation and, in all the embodiments, before the writing of data in the erased cells. For example, in a first set of exemplary embodiments, pre-stress/pre-conditioning is the application of a set of voltage stresses placed on different word lines before the erase and actual data programming (or after erase and before program). Further embodiments, presented below under the corresponding heading, use a double-pulse programming method that incorporates a stress phase into the programming operation.
Noise, from trapped electrons as well as other sources, can affect the accuracy of both read and write operation. Noise in the context of sensing operations, both for data reads and program verify, are considered in U.S. Pat. Nos. 6,621,739 and 6,850,441, which also discuss various aspects of memory devices in general and NAND-type devices in particular. U.S. Pat. No. 6,850,441 and references cited therein also provide some background discussion on the trapping of holes and electrons. The discussion presented here is concerned with the effect of noise on the write operation, particularly after a memory device has undergone a number of program/erase cycles. The use of pre-conditioning reduces program noise, especially for highly cycled cells, without degrading the program performance.
The pre-stress/preconditioning schemes presented here can be incorporated into the erase operation of a memory system in a number of ways. (See below for example, such as described with respect to
In many respects, this is similar to some prior art arrangements for erase processes where, prior to erase the memory cells are programmed somewhat. Such an approach is described, for example, in U.S. Pat. No. 7,420,846. In those cases, however, the goal is more to even out wear among the memory cells by bringing up the cells programmed at lower state to a higher level, so that they all have a similar programming history. This also provides a more uniform starting point for the following erase process, leading to a more uniform post-erase/pre-program starting point for the cells of a block prior to any data write. In that sense, this is a complementary process to what is being presented here, where a relatively high wordline-to-wordline voltages are used in the conditioning process in order to reduce programming noise. Consequently the two sorts of pre-erase programming operations can be used together or separately.
Another prior art arrangement is described in U.S. patent publication US 20080298123 A1 (or U.S. Pat. No. 7,701,780), that presents a “healing” process that can be used as a preconditioning operation, but which is again a complementary process to what is described here. The “healing” process described there is largely concerned with the edge wordlines in a NAND architecture that are the first and last wordlines placed next to either the source side or drain side select gates of a NAND string. In that process, the select gate is taken to ground, while the adjacent wordline is taken high, in order to “heal” the area of the NAND string in between. For the non-edge wordlines, these are also taken high in order to have little or no intra-wordline differences, specifically in order to eliminate, or at least minimize the lateral field differences between wordlines. In contrast, the techniques presented here enhance the pre-condition or stress operation by biasing the neighboring wordlines of wordlines selected for pre-conditioning to different voltages. (Also, although the pre-conditioning technique presented here is mainly described in the context of a NAND device, it is not so limited, whereas the “healing” technique of US patent publication US 20080298123 A1 is specifically directed at wordlines adjacent to the select gates as found at the ends of NAND strings.)
With respect to the voltage difference between a wordline selected for pre-conditioning (whether a single wordline or as part of the sorts of patterns of wordlines described below) and a neighboring wordline, generally speaking the greater the difference the greater the effect will be; however, the larger differences lead to more stress on the device. Consequently, the specific values used will be a design choice to compromise between these two concerns. In any ease, a relatively large difference is applied between a wordline selected for pre-conditioning and at least one neighboring wordline, as opposed to the “healing” technique of US patent publication US 20080298123 which seeks to keep wordline-to-wordline voltage differences small or zero. In the various embodiments below, the low values applied to a neighboring wordline may not taken to ground, but to a relatively low value, since having the transistors on the neighboring wordline somewhat conductive can also be useful. This can be one of the various read or pass levels already available on the device or a specific level for this process. For a single wordline type of embodiment, the neighboring wordlines could be taken to something like 8V and in the even/odd arrangements discussed further down this could be on the order of 3-4V. Similar considerations apply to select gates adjacent to a wordline, whether at the end of a NAND string or an adjoining select gate in other architectures; for example, in a NAND string a typical pass voltage for read operations could be used. (Again in contrast to prior art “healing” method discussed above, having the select can somewhat on, as opposed to setting its control gate at ground, can be beneficial to the process.)
Although more widely applicable to other non-volatile devices, the various aspects described in the following will be presented in the context of a EEPROM based flash memory of a NAND type architecture. More detail on such exemplary embodiments can be found in, for example: U.S. patent application Ser. No. 12/833,167; US patent publications numbers US 2006-0233023-A1; US 2006-0233021-A1; US 2006-0221696-A1; US 2006-0233010-A1; US 2006-0239080-A1; and US 2007-0002626-A1; and U.S. Pat. Nos. 6,958,936; 7,298,647; and 6,839,281, which incorporated references provide further discussion of the larger structure and operation of such devices.
Incorporation of Stress Phase into Erase Operations
A first set of exemplary embodiments uses a double pulse pre-conditioning/pre-stress operation, where the two consecutive pulses being applied on alternate wordlines. This can be illustrated with respect to
As shown in
The even/odd arrangement applies this voltage difference to all of the wordline lines with just a pair of pulses during the pre-stress phase. This scheme can enhance the pre-conditioning field and significantly reduce the fail bits count. Besides from the odd/even arrangement, other wordline stress patterns can be used. Whether for a single pulse on a single wordline, the odd/even arrangement just described, or wordline stripe pattern, pre-conditioning data shows that the greater the voltage difference between neighboring wordlines magnifies the conditioning effect, although higher field levels place more stress on the device. Consequently, the specific values will be a design choice and devices of differing design, as well as devices of the same design due to process variations, may be optimized differently. The various values involved in the scheme (pulse duration, pulse voltage, neighboring wordline bias) can be parameter controlled and set by the manufacturer, for example at test time. They may also be varied to account device aging or error rate as controlled by the controller or a state machine on the memory chip.
Another set of exemplary embodiment for a double pulse pre-conditioning/pre-stress, but uses a differential even/odd biasing for the bitlines, as illustrated with respect to
As shown in
As discussed above, the wordline-to-wordline pre-stress data shows that an increase voltage difference between neighboring wordlines magnifies the pre-stress effect. The same effect also applies to the bitline-to-bitline direction when the even bitlines are inhibited one of the all wordline pulses and the odd bitlines inhibited in the other pulse during pre-stress. Consequently this scheme can help reduce the program noise due to traps located between bitlines. As before, the various values involved in the scheme (pulse duration, pulse voltage, neighboring wordline bias, even/odd bit line biases) can again be parameter controlled. Also, although the embodiments described with respect to
Double-Pulse Programming
Another alternate embodiment to reduce distribution spreading by use of a “double-pulse” programming technique is illustrated with respect to
The double-pulse program scheme may similarly be used to help to overcome the endurance issue, as the first pulse in each pair introduces a higher wordline-to-wordline differential. Similar to the discussion above for pre-conditioning, the device can use a much lower VPASS (VPASS_low) during the first pulse and then use a higher/normal VPASS (VPASS_high) in the second pulse. (Here, each step level is shown as a pair, although more general this need not be the case.) Much as pre-conditioning effects are enhanced by increasing the neighbor wordline bias difference, here there could be a similar gain by biasing at a lower VPASS (VPASS_low) during the first pulse programming. It should be noted that other programming techniques that use a “dual pulse” programming waveform, but under somewhat differing arrangements, are described in: U.S. patent application Ser. No. 12/536,127, filed Aug. 5, 2009; U.S. patent application Ser. No. 12/757,300, filed Apr. 9, 2010; and US patent publication number US2009/0059660. Although the techniques presented in these are complimentary to those being presented here, much of the discussion of the programming operations described can be applied here.
Variations and Generalizations
The preceding discussion has described a number of complimentary modes that can be used individually or in various combinations. For example, with respect to the double-pulse write technique,
The stress phase presented further above can be incorporate into the erase operation of a memory system in a number ways. For example, the conditioning phase can stress multiple wordlines to a high voltage before, after, or in between the pulses of an erase operation. For any of these arrangements, the conditioning phase can bias the non-selected wordlines at a lower voltage designed to enhance the conditioning field. In the embodiments described above, in those of
As to the striping patterns used in the exemplary embodiments of
For any of the variations, the duration and amplitude of the stress pulses can be optimized to balance effectiveness against device stress. Also, any variations can be used so that some wordlines are deliberately not conditioned, or conditioned at a different voltage, so as to avoid over-stress. Further, any of the above pre-conditioning modes can be inserted for every cycle before erase, or every certain numbers of cycles to improve device endurance, in a process that can be overseen by the controller, at the system level, by an on-chip state machine, or a combination of these. These variations can be further combined with cycle number (hot count) dependent schemes or by looking at the amount of read/write error, by, for example, increasing the stress voltage with write/erase cycling adaptively or implemented by a controller at the system level.
For example,
In
The foregoing detailed description of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. The described embodiments were chosen in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated.
This application claims priority to and receives the benefit of U.S. Provisional Application No. 61/347,299 filed May 21, 2010, which application is incorporated herein in its entirety by this reference.
Number | Name | Date | Kind |
---|---|---|---|
4630086 | Sato et al. | Dec 1986 | A |
5172338 | Mehrotra et al. | Dec 1992 | A |
5177706 | Shinohara et al. | Jan 1993 | A |
5258958 | Iwahashi et al. | Nov 1993 | A |
5404485 | Ban | Apr 1995 | A |
5412601 | Sawada et al. | May 1995 | A |
5418752 | Harari et al. | May 1995 | A |
5457658 | Niijima et al. | Oct 1995 | A |
5469444 | Endoh et al. | Nov 1995 | A |
5471478 | Mangan et al. | Nov 1995 | A |
5521865 | Ohuchi et al. | May 1996 | A |
5539690 | Talreja et al. | Jul 1996 | A |
5570315 | Tanaka et al. | Oct 1996 | A |
5602789 | Endoh et al. | Feb 1997 | A |
5603001 | Sukegawa et al. | Feb 1997 | A |
5623444 | Gotou et al. | Apr 1997 | A |
5652719 | Tanaka et al. | Jul 1997 | A |
5712180 | Guterman et al. | Jan 1998 | A |
5717632 | Richart et al. | Feb 1998 | A |
5724284 | Bill et al. | Mar 1998 | A |
5740112 | Tanaka et al. | Apr 1998 | A |
5768192 | Eitan | Jun 1998 | A |
5787484 | Norman | Jul 1998 | A |
5812458 | Gotou | Sep 1998 | A |
5870334 | Hemink et al. | Feb 1999 | A |
5890192 | Lee et al. | Mar 1999 | A |
5892706 | Shimizu et al. | Apr 1999 | A |
5949714 | Hemink et al. | Sep 1999 | A |
5969985 | Tanaka et al. | Oct 1999 | A |
6044013 | Tanaka et al. | Mar 2000 | A |
6044019 | Cernea et al. | Mar 2000 | A |
6069821 | Jun et al. | May 2000 | A |
6088559 | Costanza et al. | Jul 2000 | A |
6103573 | Harari et al. | Aug 2000 | A |
6134140 | Tanaka et al. | Oct 2000 | A |
6134141 | Wong | Oct 2000 | A |
6148262 | Fry | Nov 2000 | A |
6181599 | Gongwer | Jan 2001 | B1 |
6188615 | Perner et al. | Feb 2001 | B1 |
6208560 | Tanaka et al. | Mar 2001 | B1 |
6222762 | Guterman et al. | Apr 2001 | B1 |
6246933 | Bague | Jun 2001 | B1 |
6259627 | Wong | Jul 2001 | B1 |
6266270 | Nobukata | Jul 2001 | B1 |
6282117 | Tanaka et al. | Aug 2001 | B1 |
6363010 | Tanaka et al. | Mar 2002 | B2 |
6373746 | Takeuchi et al. | Apr 2002 | B1 |
6434055 | Tanaka et al. | Aug 2002 | B2 |
6438027 | Kwon | Aug 2002 | B1 |
6462986 | Khan | Oct 2002 | B1 |
6462988 | Harari | Oct 2002 | B1 |
6483744 | Kim et al. | Nov 2002 | B2 |
6545909 | Tanaka et al. | Apr 2003 | B2 |
6549464 | Tanaka et al. | Apr 2003 | B2 |
6556475 | Yamazaki et al. | Apr 2003 | B2 |
6621739 | Gonzalez et al. | Sep 2003 | B2 |
6785164 | Gonzalez et al. | Aug 2004 | B2 |
6798698 | Tanaka et al. | Sep 2004 | B2 |
6839281 | Chen et al. | Jan 2005 | B2 |
6850441 | Mokhlesi et al. | Feb 2005 | B2 |
6952365 | Gonzalez et al. | Oct 2005 | B2 |
6958936 | Quader et al. | Oct 2005 | B2 |
7092295 | Iwase et al. | Aug 2006 | B2 |
7106626 | Goldman et al. | Sep 2006 | B2 |
7177195 | Gonzalez et al. | Feb 2007 | B2 |
7298647 | Li et al. | Nov 2007 | B2 |
7420846 | Chen et al. | Sep 2008 | B2 |
7460406 | Mokhlesi et al. | Dec 2008 | B2 |
7633807 | Chen et al. | Dec 2009 | B2 |
7701780 | Mihnea et al. | Apr 2010 | B2 |
7848149 | Gonzalez et al. | Dec 2010 | B2 |
20010028576 | Miwa et al. | Oct 2001 | A1 |
20020101778 | Khan | Aug 2002 | A1 |
20020118574 | Gongwer et al. | Aug 2002 | A1 |
20020196661 | Banks | Dec 2002 | A1 |
20040252567 | Kato | Dec 2004 | A1 |
20040264253 | Hirano | Dec 2004 | A1 |
20050013169 | Tanaka et al. | Jan 2005 | A1 |
20050185470 | Suzuki et al. | Aug 2005 | A1 |
20060221696 | Li | Oct 2006 | A1 |
20060233010 | Li | Oct 2006 | A1 |
20060233021 | Lin et al. | Oct 2006 | A1 |
20060233023 | Lin et al. | Oct 2006 | A1 |
20060239080 | Li | Oct 2006 | A1 |
20060291285 | Mokhlesi | Dec 2006 | A1 |
20070002626 | Li | Jan 2007 | A1 |
20070058435 | Chen | Mar 2007 | A1 |
20070171744 | Mokhlesi et al. | Jul 2007 | A1 |
20090059660 | Lee et al. | Mar 2009 | A1 |
20100172180 | Paley et al. | Jul 2010 | A1 |
20100214850 | Hosono | Aug 2010 | A1 |
20100238729 | Lee et al. | Sep 2010 | A1 |
20110032757 | Dutta et al. | Feb 2011 | A1 |
20110267886 | Tanaka et al. | Nov 2011 | A1 |
Number | Date | Country |
---|---|---|
0 548 564 | Nov 1992 | EP |
0 673 037 | Sep 1995 | EP |
1 096 501 | May 2001 | EP |
2001-504973 | Apr 2001 | JP |
2001-184857 | Jul 2001 | JP |
2001-274355 | Oct 2001 | JP |
WO 9944113 | Sep 1999 | WO |
WO 0161703 | Aug 2001 | WO |
2004053882 | Jun 2004 | WO |
2004114316 | Dec 2004 | WO |
WO 2007076451 | Jul 2007 | WO |
Entry |
---|
Communication Relating to the Results of the Partial International Search for International Application No. PCT/US2011/035190 dated Oct. 19, 2011, 16 pages. |
Communication Relating to the Results of the Partial International Search for International Application No. PCT/US2011/035190 dated Aug. 2, 2011, 2 pages. |
Nobukata et al., “A 144Mb 8-Level NAND Flash Memory with Optimized Pulse Width Programming,” 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 39-40. |
Johnson et al., “THPM 12.6: A 6Kb Electrically Erasable Nonvolatile Memory,” International Solid State Circuits Conference, Feb. 14, 1980, pp. 152-153, 271. |
Ohkawa et al., “A 98mm2 3.3V 64Mb Flash Memory with FN-NOR Type 4-Level Cell,” IEEE International Solid State Circuits Conference, Session 2, Flash Memory, Paper TP 2.3, 1996, 36-37. |
Pohm, et al, “The Design of a One Megabit Non-Volatile M-R Memory Chip Using 1.5*5 mu m Cells,” IEEE Transactions on Magnetics, vol. 24, No. 6, Nov. 1988, pp. 3117-3119. |
U.S. Appl. No. 12/833,167, filed Jul. 9, 2010, 55 pages. |
U.S. Appl. No. 12/757,300, filed Apr. 9, 2010, 38 pages. |
U.S. Appl. No. 12/642,584, filed Dec. 18, 2009, 76 pages. |
Number | Date | Country | |
---|---|---|---|
20110286279 A1 | Nov 2011 | US |
Number | Date | Country | |
---|---|---|---|
61347299 | May 2010 | US |