Patterson, David A. et al., "Computer Architecture A Quantitative Approach", Second Edition, Chapter 4, Advances Pipefining and Instruction-Level Parallelism, Section 4.3, Reducing Branch Penalties with Dynamic Hardware Prediction, pp. 262-278. |
Pan, Shien-Tai et al., "Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation," ASPLOS V -- Oct. 1992. |
Lee et al., "Branch Prediction Strategies and Branch Target Buffer Design," Computer, Jan. 1984, pp. 6-22. |
Smith, James E., "A Study of Branch Prediction Strategies," 1981 IEEE, pp. 135-148. |