This application is related to the following co-pending U.S. patent applications filed on the same day as the present application and having the same assignee: “On-Chip Adaptive Voltage Compensation,”; “Using Temperature Data for Instruction Thread Direction,”; “Using Performance Data for Instruction Thread Direction,”; “Using IR Drop Data for Instruction Thread Direction,”; “Integrated Circuit Failure Prediction,”; “Instruction Dependent Dynamic Voltage Compensation,”; “Temperature Dependent Voltage Source Compensation,”; and “Digital Adaptive Voltage Supply,”; each assigned to the IBM Corporation and herein incorporated by reference.
1. Technical Field
The present invention relates in general to a system and method for regulating cooling of integrated circuits. In particular, the present invention relates to a system and method for regulating fan speed based on measured temperatures of integrated circuit.
2. Description of the Related Art
Integrated circuits require heat dissipation or cooling. Some integrated systems provide cooling by merely allowing the integrated circuit generated heat to dissipate in the surrounding atmosphere or by aid of heat sinks. Other cases require external devices to provide cooling assistance. Commonly, integrated circuits are mounted on printed circuit boards that are contained within a chassis having a fan mounted to providing airflow through the chassis, in order to cool the integrated circuits.
Present practice is to provide a single speed fan in a chassis. However, as integrated circuits advance in technology and clock frequency increases, cooling becomes more of a concern. Therefore, in some systems, variable speed fans have been provided. A typical way to implement the cooling with a variable speed fan is to connect a veritable speed fan to a thermostat, which measures the air temperature inside of a chassis. Based on the ambient air temperature, the fan speed can be adjusted to provide cooling.
However, the ambient air temperature is not the best measure of the heat of a specific integrated circuit sense. A computer system contains several integrated circuits. Each integrated circuit has its own heat that needs to be dissipated. Certain integrated circuits, such as central processing units or CPUs, require a greater amount of cooling than other integrated circuits in the system. Again, it is not uncommon to provide these CPU integrated circuits with heat sinks or even a fan mounted on the integrated circuit. Thermal diodes have been used in chips to measure junction temperature of provide signals for fan speed control. Some integrated circuits provide a digital output of the temperature signal for controlling fans. However, a need exists to provide a more flexible control of cooling based upon temperature data obtained on the integrated circuit devices.
In accordance with the present invention, a method for controlling the speed of a cooling fan provided to cool an integrated circuit in which includes the steps of receiving a voltage from a thermal diode, addressing a table of digital temperatures by incrementing the address of the table entries every clock cycle of a circuit clock, converting the addressed data to a second voltage representing temperature, comparing the first voltage, but the second voltage, providing a resulting temperature when both the first and second voltages are equal, and adjusting the fan speed accordingly.
In one embodiment of the present invention, a method for controlling fan speed, including the steps of measuring temperature using several thermal diodes located upon the surface of a single integrated circuit, and determining if the measured temperatures are with and a predetermined temperature range, where the average of the temperatures is used to control the fan speed.
The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.
The following is intended to provide a detailed description of an example of the invention and should not be taken to be limiting of the invention itself. Rather, any number of variations may fall within the scope of the invention, which is defined in the claims following the description.
The present invention provides a cooling mechanism including a fan speed controller that operates off of data obtained from an adaptive voltage system. The adaptive voltage system is contained upon the integrated circuit surface itself. In one embodiment of the invention, individual and adaptive voltage systems are contained within each core of a Baltic or integrated circuit. A common application would provide an integrated circuit having multiple CPUs, where each CPU is a core. Each of the adaptive voltage systems contained within each core would provide an input to a fan speed controller that would be connected to a fan to provide cooling for the computer system or for the individual integrated circuit itself.
What follows is a discussion of the adaptive voltage supply, followed by an explanation of how data obtained from the adaptive voltage supply is used to regulate cooling. In the preferred embodiment of the adaptive voltage supply, three physical condition measurements are made. The first is temperature, which is measured by a thermal diode on the surface of the integrated circuit. The second is the IR (voltage) drop measured by two ring oscillator circuits and the third is the frequency performance of the integrated circuit measured by a single loop oscillator compared to stored predetermined performance values.
The complete control signal provided to the voltage regulation circuit is:
Total Vdd scaling=Frequency response scaling+Temperature related Vdd scaling+IR drop related scaling
All of the measurement circuits are contained on the surface of this integrated circuit device in the preferred embodiment. These measurements are then used to scale an input control signal to a voltage regulation circuit also contained on the surface of the integrated circuit device or alternatively on another integrated circuit. The output of this voltage regulation device provides the integrated circuit operating voltage (chip Vdd). Thus the voltage supplied to the integrated circuit can be adjusted to either save power or increase performance dynamically during the operation of the chip by under program control. Further the integrated circuit voltage and, therefore, performance can be changed in anticipation of operating environment changes such as a sleep state or the execution of instructions requiring higher circuit performance.
This is a dynamic method of varying voltage that takes into account the specifics of the semiconductor manufacturing process, temperature and IR drop effects simultaneously. This method uses available on-chip data to compute adjustment in voltage necessary to either meet target performance or decrease power consumption. The two goals are met using the same circuit. Another advantage of using this method is the flexibility it offers to the users in terms of programmability. On chip voltage can be artificially varied by writing into special registers which provide values used by the power management circuitry to provide the supply voltage Vdd. This feature can be helpful when expecting instructions that require high circuit performance, essentially providing an “on-Demand” performance capability. In other words, to provide on request, additional circuit supply voltage to increase circuit performance.
This method is not limited to a specific technology or type of circuit. It can be applied to a broad type of integrated circuits, especially those that need to deliver higher performance at lower power consumption.
This method also offers reduction in test time for identifying yield and voltage per module. It is a dynamic solution unlike previous static solutions (fuses, etc) that takes into account effects of IR drop.
To measure the process on the substrate, a ring oscillator connected to a temperature compensated voltage source (ex: a bandgap reference) is used. In this case, for a given temperature, the pulse width produced by the ring oscillator is a function of the process on the substrate since temperature and voltage are constant. By using a bandgap reference, the voltage applied to a ring oscillator can be kept constant. But the temperature of the substrate depends upon internal and external operating conditions and it cannot be held constant. To eliminate the effects of varying temperature, another scheme is used in this invention.
First, a target predicted circuit performance number (pcpn) is chosen. This number represents the expected circuit performance based on expected semiconductor manufacturing process. This number represents circuit performances expected under nominal applied voltage across the entire operating temperature range. For this pcpn, a simulation of the ring oscillator supplied by a constant voltage from a bandgap reference is carried out for the entire operating temperature range. This simulation yields pulse widths that are generated at a fixed voltage and pcpn values where only the temperature is varied across the entire operating temperature range. If the substrate pcpn is identical to the desired target performance, then the substrate would also yield identical pulse widths for each value of the operating temperature range.
If the substrate pcpn is different than the desired target performance, then the pulse widths produced by the substrate will be either shorter or longer than those produced by simulation depending upon whether the substrate pcpn was faster or slower than the desired target performance. So a comparison has to be made between the pulse width generated by the ring oscillator on the substrate with a simulated value of the pulse with at the value of the substrate temperature at a fixed voltage. The expected pulse width values at the desired target process for each temperature value within the desired operating temperature range are stored in a Look Up Table (LUT) (for example, 118 in
This resulting pulse width value from the delay lookup table circuit 118 provides a voltage scaling signal in digital form which is converted to an analog voltage signal by D to A converter 122. This scaling voltage signal is provided to a voltage regulator 130 over line 124. The operation result of the circuit 125 would be to increase or decrease the resulting voltage of regulator circuit 130 (chip Vdd) based upon the measured temperature of the integrated circuit measured by thermal diode 102.
Digital temperature sensors are based on the principle that the base-emitter voltage, VBE, of a diode-connected transistor is inversely proportional to its temperature. When operated over temperature, VBE exhibits a negative temperature coefficient of approximately −2 mV/° C. In practice, the absolute value of VBE varies from transistor to transistor. To nullify this variation, the circuit would have to calibrate each individual transistor. A common solution to this problem is to compare the change in VBE of the transistor when two different current values are applied to the emitter of the transistor.
Temperature measurements are made using a diode that is fed by 2 current sources, one at a time. Typically the ratio of these current sources is 10:1. The temperature measurement requires measuring the difference in voltage across the diode produced by applying two current sources.
Line 206 is connected to a “sample and hold” circuit 209 to sample and hold a voltage output of the thermal diode 208. The address counter circuit 222 operates identically to the address counter, circuit 110 of
The frequency response of the integrated circuit (or performance of the integrated circuit) can be measured by using the output of a band gap voltage connected ring oscillator 304 on line 305 of
Returning to path 524, the frequency response value measured in block 510 is provided in path 528 to both the integration block 512 and to the compare block 520 by line 538 as discussed in
Regulation of Fan Speed by Data from the Adaptive Voltage Supply
The summing circuit, 654 also receives the IR drop data from driver 638 on line 652 and the output of the summing circuit 654 is provided on line 650 to a driver 658 which is also connected by line 661 to a regulator register 660 having a coefficient providing how much influence this circuit will provide to voltage supply output or Vdd provided to the overall integrated circuit or integrated circuit core. This weight register 660 provides a connection on line 682 to the PMU 622.
However for the purposes of fan speed control, only the data that is present in the data register 610 is needed from the adaptive voltage supply circuit of
Returning to decision 808, if the measured temperature is not below a minimum temperature, the process continues on line 812 to decision 814 to determine if the temperature is below a high temperature value. If so, the process continues on line 822 to block 828 where multiple core temperature values are examined and the core temperature values below the minimum temperature of decision 808 are discarded. The procedure continues on line 830 to block 832 where the remaining core temperatures are averaged. The procedure continues on line 834 to block 836 where the fan speed is set according to the average of these remaining core temperatures. It should be understood by those skilled in the art that a simple coefficient could be multiplied by the average of core temperatures to obtain a signal value to be provided to the fan to regulate the fan speed. Upon exiting block 836, the procedure continues on line 826. Returning to decision 814, if the temperature is not below the high of block 818, the highest temperature of a any individual core is determined. The procedure continues on line 820 to block 838 where the fan speed is then set according to this highest core temperature. The procedure exits block 838 on line 826 which is connected to decision 840. In decision 840, it is determined whether the timer has timed out. If not, the procedure just loops back over line 842 until the timer does timeout. In this manner, a small interval of time is provided for a constant fan speed and the effect of cooling to take place. Once the timer has timed out, the process continues on line 844 back to start the timer again in block 804.
While this discussed embodiment shows only a single voltage control circuit on the integrated circuit, it should be apparent that multiple voltage control circuits may be utilized to provide different voltages to different portions of the integrated circuit.
While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that, based upon the teachings herein, that changes and modifications may be made without departing from this invention and its broader aspects. Therefore, the appended claims are to encompass within their scope all such changes and modifications as are within the true spirit and scope of this invention. Furthermore, it is to be understood that the invention is solely defined by the appended claims. It will be understood by those with skill in the art that if a specific number of an introduced claim element is intended, such intent will be explicitly recited in the claim, and in the absence of such recitation no such limitation is present. For non-limiting example, as an aid to understanding, the following appended claims contain usage of the introductory phrases “at least one” and “one or more” to introduce claim elements. However, the use of such phrases should not be construed to imply that the introduction of a claim element by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an”; the same holds true for the use in the claims of definite articles.
Number | Name | Date | Kind |
---|---|---|---|
4417470 | McCracken et al. | Nov 1983 | A |
5375146 | Chalmers | Dec 1994 | A |
5451894 | Guo | Sep 1995 | A |
5457719 | Guo et al. | Oct 1995 | A |
5737342 | Ziperovich | Apr 1998 | A |
5844826 | Nguyen | Dec 1998 | A |
5852616 | Kubinec | Dec 1998 | A |
5990725 | LoCascio | Nov 1999 | A |
6037732 | Alfano et al. | Mar 2000 | A |
6047248 | Georgiou et al. | Apr 2000 | A |
6058502 | Sakaguchi | May 2000 | A |
6070074 | Perahia et al. | May 2000 | A |
6076157 | Borkenhagen et al. | Jun 2000 | A |
6111414 | Chatterjee et al. | Aug 2000 | A |
6125334 | Hurd | Sep 2000 | A |
6141762 | Nicol et al. | Oct 2000 | A |
6172611 | Hussain et al. | Jan 2001 | B1 |
6212544 | Borkenhagen et al. | Apr 2001 | B1 |
6351601 | Judkins, III | Feb 2002 | B1 |
6479629 | Buckley | Aug 2002 | B2 |
6481974 | Horng et al. | Nov 2002 | B2 |
6591210 | Lorenz | Jul 2003 | B1 |
6625635 | Elnozahy | Sep 2003 | B1 |
6713996 | Iorio | Mar 2004 | B2 |
6721581 | Subramanian | Apr 2004 | B1 |
6721892 | Osborn | Apr 2004 | B1 |
6724214 | Manna et al. | Apr 2004 | B2 |
6838917 | Brass et al. | Jan 2005 | B2 |
6859113 | Giousouf | Feb 2005 | B2 |
6897673 | Savage et al. | May 2005 | B2 |
7086058 | Luick | Aug 2006 | B2 |
7093109 | Davis et al. | Aug 2006 | B1 |
7096140 | Nozuyama et al. | Aug 2006 | B2 |
7100061 | Halepete et al. | Aug 2006 | B2 |
7174194 | Chauvel et al. | Feb 2007 | B2 |
7184936 | Bhandari | Feb 2007 | B1 |
7211977 | Squibb | May 2007 | B2 |
7228446 | Jorgenson et al. | Jun 2007 | B2 |
7282966 | Narendra et al. | Oct 2007 | B2 |
7307439 | Takamiya et al. | Dec 2007 | B2 |
7330081 | Asa et al. | Feb 2008 | B1 |
7330983 | Chaparro | Feb 2008 | B2 |
7437581 | Grochowski et al. | Oct 2008 | B2 |
20020046399 | Debling | Apr 2002 | A1 |
20020065049 | Chauvel et al. | May 2002 | A1 |
20030030483 | Seki et al. | Feb 2003 | A1 |
20030057986 | Amick et al. | Mar 2003 | A1 |
20030067334 | Brass et al. | Apr 2003 | A1 |
20030079150 | Smith et al. | Apr 2003 | A1 |
20030126476 | Greene et al. | Jul 2003 | A1 |
20030184399 | Lanoue et al. | Oct 2003 | A1 |
20040023688 | Bazarjani et al. | Feb 2004 | A1 |
20040025061 | Lawrence | Feb 2004 | A1 |
20040090216 | Carballo et al. | May 2004 | A1 |
20040183613 | Kurd et al. | Sep 2004 | A1 |
20040268280 | Eleyan et al. | Dec 2004 | A1 |
20050114056 | Patel | May 2005 | A1 |
20050116733 | Barr et al. | Jun 2005 | A1 |
20050134394 | Liu | Jun 2005 | A1 |
20050174102 | Saraswat et al. | Aug 2005 | A1 |
20050209740 | Vann | Sep 2005 | A1 |
20050273290 | Asano et al. | Dec 2005 | A1 |
20050278520 | Hirai et al. | Dec 2005 | A1 |
20050289367 | Clark et al. | Dec 2005 | A1 |
20060066376 | Narendra | Mar 2006 | A1 |
20060149974 | Rotem et al. | Jul 2006 | A1 |
20060197697 | Nagata | Sep 2006 | A1 |
20060247873 | Fung et al. | Nov 2006 | A1 |
20070006007 | Woodbridge et al. | Jan 2007 | A1 |
20070074216 | Adachi et al. | Mar 2007 | A1 |
20070192650 | Shiota | Aug 2007 | A1 |
20070260895 | Aguilar et al. | Nov 2007 | A1 |
20080004755 | Dunstan et al. | Jan 2008 | A1 |
20080136400 | Chi et al. | Jun 2008 | A1 |
Number | Date | Country |
---|---|---|
1716161 | Jan 2006 | CN |
WO 2006072106 | Jun 2006 | WO |
Number | Date | Country | |
---|---|---|---|
20080188994 A1 | Aug 2008 | US |