Referring to
An exemplary PWM generator 110 includes a reference voltage generator 115, an operational amplifier 120, a comparator 125 and a signal generator 130. The operational amplifier 120 receives a feedback signal (VFB) (e.g., fan speed signal, temperature signal or the like) and the reference voltage (VREF) generated by the reference voltage generator 115. The operational amplifier 120 generates a control signal (VCONTROL) having a voltage that is a function of the difference between the feedback signal (VFB) and the reference voltage (VREF). The signal generator 130 generates a signal having a repetitive wave form (VRWF) (e.g., sawtooth or the like). The comparator 125 receives the control signal (VCONTROL) and the repetitive wave form signal (VRWF). As depicted in
The switching speed of the PWM signal is typically a few tens of Hertz (Hz), which is in the audible frequency range (e.g., 20-20,000 Hz). The PWM signal (VPWM) controls the switching of the drive transistor 145. The drive transistor 145 is on during the duty cycle of the PWM signal (VPWM). Accordingly, a drive current flows through the fan 190. The longer the duty cycle in a given period, the longer the fan 190 is driven. The operating speed of the fan 190 increases the longer the fan 190 is driven.
Referring now to
Direct PWM fan speed control is advantageous because relatively high efficiencies can be achieved, e.g., energy supplied to the fan divided by the input energy can be 85% or more. However, direct PWM fan speed control is problematic in that the fan 190 may emit audible noise as a result of the time varying drive current through the fan 190.
To avoid the audible noise, direct current (DC) regulation may be utilized to drive the fan. Referring now to
Driving the fan 290 with a linear voltage reduces the fan noise. However, amplification of the linear voltage results in relatively high losses as compared to direct PWM fan speed controllers. The efficiency of a linear controlled fan is defined as output voltage over input voltage (VIN/VOUT). Thus, the slower the fan (e.g., lower output voltage) the lower the efficiency, because the input voltage is constant. Usual regulation ranges can result in efficiencies of about 50% to 75%.
Referring now to
Driving the fan 390 with a linear voltage reduces the fan noise. However, amplification of the linear voltage results in relatively high losses as compared to direct PWM fan speed controllers. The efficiency of a linear controlled fan is defined as output voltage over input voltage (VIN/VOUT). Thus, the slower the fan 340 (e.g., lower output voltage) the lower the efficiency, because the input voltage is constant. Usual regulation ranges can result in efficiencies of about 50% to 75%.
Embodiments of the present invention are directed toward a fan speed controller. The fan speed controller generates a pulse width modulation signal. The pulse width modulation signal is utilized to switch mode convert a supply voltage into a linear voltage. The voltage level of the linear voltage is a function of the duty cycle of the pulse width modulation signal. The linear voltage is utilized to control the operating speed of a direct current fan.
In one embodiment of the present invention, the fan speed controller includes a pulse width modulation generator and a drive stage. The drive stage includes a transistor, a diode, a capacitor and an inductor. The gate of the transistor receives the pulse width modulation signal generated by the pulse width modulation generator. The source of the transistor is electrically coupled to ground and the drain of the transistor is electrically coupled to the anode of the diode. The cathode of the diode is electrically coupled to a supply potential and a first terminal of the capacitor. The second terminal of the capacitor is electrically coupled to the first terminal of the inductor. The second terminal of the inductor is electrically coupled to the anode of the diode and the drain of the transistor. The linear voltage is generated across the capacitor.
In another embodiment of the present invention, the drive stage includes a first transistor, a second transistor, a capacitor and an inductor. The gate of the first transistor receives the pulse width modulation signal generated by the pulse width modulation generator. The gate of the second transistor receives a compliment of the pulse width modulation signal. The source of the first transistor is electrically coupled to ground and the drain of the first transistor is electrically coupled to the source of the second transistor. The drain of the second transistor is electrically coupled to a supply potential and a first terminal of the capacitor. The second terminal of the capacitor is electrically coupled to the first terminal of the inductor. The second terminal of the inductor is electrically coupled to the source of the second transistor and the drain of the first transistor. The linear voltage is generated across the capacitor.
Accordingly, embodiments of the present invention reduce switching noise as compared to conventional PWM based fan speed controllers. The fan speed controller, in accordance with embodiments of the present invention, readily provides efficiencies (e.g., input power divided by power delivered to the fan) of 80-90%. The fan speed controller, in accordance with embodiments of the present invention, may be utilized to control the operating speed of electronic device cooling fans for instance. Exemplary electronic devices include, but are not limited to, computers, servers, game consoles, microprocessors, graphics processors and the like.
The present invention is illustrated by way of example and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
Reference will now be made in detail to the embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with these embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it is understood that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the present invention.
Referring now to
The drive stage circuit 440 converts the supply voltage (VCC) to a linear voltage (VFAN). The voltage level of the linear voltage (VFAN) is a function of the duty cycle of the PWM signal (VPWM). In one embodiment, the drive stage 440 includes a transistor 445, a diode 450, a capacitor 455 and an inductor 460. The PWM signal (VPWM) from the PWM generator 410 is received at the gate of the transistor 445. The source of the transistor 445 is electrically coupled to ground potential (GND). The drain of the transistor 445 is electrically coupled to the anode of the diode 450. The cathode of the diode 450 is electrically coupled to a supply potential (VCC). A first terminal of the capacitor 455 is electrically coupled to the cathode of the diode 450 and the supply potential (VCC). The second terminal of the capacitor 455 is electrically coupled to the first terminal of the inductor 460. The second terminal of the inductor 460 is electrically coupled to the anode of the diode 450 and the drain of the transistor 445. The linear voltage (VFAN), for driving the DC fan 490, is generated across the capacitor 455.
During the duty cycle of the PWM signal (VPWM) the transistor 445 is turned on. The diode 450 becomes reverse biased and the supply potential (VCC) provides energy to the DC Fan 490 as well as the inductor 460. When the transistor 445 is turned off, the inductor current flows through the diode 450, transferring its stored energy to the DC fan 490. Hence, the diode 450 is utilized to provide a conductive path (e.g., current shunt) for stored inductive energy.
In an exemplary implementation, for a DC fan 490 that operates from a linear voltage (VFAN) of approximately 6-12V and draws approximately 200 mA, the inductor 460 value and capacitor 455 value may be approximated as follows: At a linear voltage (VFAN) of 6V, the duty cycle of the PWM signal should be approximately 50%. If circuit losses are assumed to be approximately 10%, than the duty cycle of the PWM signal (VPWM) should be approximately 55%. In addition, the voltage across the diode 450 will be approximately 0V, assuming an ideal diode, when the transistor 445 is off. Thus, the voltage across the inductor (VL) is given by Equation 1:
VL=−VFAN (1)
The inductor ripple current should be small so that the inductor current is never zero. The drive stage 440 is operating in a continuous current mode when the inductor ripple current satisfies Equation 2:
IL.Ripple≦2·IFAN (2)
The inductor current (IL) and the inductor voltage (VL) are given by Equation 3:
diL/dt=VL/L (3)
Therefore, when the transistor 445 is off, Equation 3 can be approximate to given Equation 4:
ΔIL/ΔT=|VL|/L (4)
where ΔT=0.45·T, T=1/fPWM, and ΔIL=IL.Ripple. Herein, T is the switching period, fPWM is the switching frequency. By setting ΔIL=IL.Ripple=2·IFAN, Equation 4 can be solved for the inductor value L, as shown in Equation 5:
L=(|VL|·ΔT)/ΔIL=(|VL|·0.45·T)/(2·IFAN)=(0.225|VL|)/(IFAN·fPWM) (5)
The voltage across the inductor, assuming a linear voltage (VFAN) of 6V, is approximately 6V and the fan current is approximately 200 mA. If the switching frequency is 600 KHz, the inductor value is approximate 12 μH according to Equation 5. Changing the switching frequency will impact the inductor size. For example, the lower the frequency the higher the inductance value should be.
In one embodiment, the capacitor 455 value is selected based upon the ripple current through the inductor and the ripple voltage for the fan. The voltage across the capacitor 455 is given by Equation 6:
VC=VFAN.DC+VFAN.Ripple (6)
The ripple voltage across the fan can be estimated according to Equation 7.
VFAN.Ripple=IC.Ripple·[ESRC+1/(4·fPWM·C)] (7)
Assuming that the ripple current flows through the capacitor and not the fan, the ripple current through the inductor will be equal to the ripple current through the capacitor. Thus, the equivalent series resistance (ESR) value of the capacitor can be solved for according to Equation 8.
ESRC≦(0.1·VFAN)/(2·IFAN) (8)
In one embodiment, a small ceramic capacitor of approximately 1 μF, 0805, 16V, X5R may be selected to provide the ESRC value of less than 1.5 Ohm.
Referring now to
Referring now to
The PWM generator 510 generates a PWM signal (VPWM) as a function of a feedback signal (VFB). The PWM generator 510 includes a reference voltage generator 515, an operational amplifier 520, a comparator 525 and a signal generator 530. The operational amplifier 520 receives a feedback signal (VFB) (e.g., speed, temperature or the like) and the reference voltage (VREF) generated by the reference voltage generator 515. The operational amplifier 520 generates a control signal (VCONTROL) having a voltage that is a function of the difference between the feedback signal (VFB) and the reference voltage (VREF). The signal generator 530 generates a signal having a repetitive wave form (VRWF) (e.g., sawtooth or the like). The comparator 525 receives the control signal (VCONTROL) and the repetitive wave form signal (VRWF). The comparator 525 generates the PWM signal (VPWM) as a function of the relative difference between the control signal (VCONTROL) and the repetitive wave form signal (VRWF). The comparator 525 also generates a complement of the PWM signal (VPWM′). Alternatively, the complement of the PWM signal (VPWM′) may be generated by a separate inverter (not shown).
The drive stage 540 converts (e.g., switch mode) the supply voltage (VCC) to a linear voltage (VFAN). The voltage level of the linear voltage (VFAN) is a function of the duty cycle of the PWM signal (VPWM). In one embodiment, the drive stage 540 includes a first transistor 545, a second transistor 550, a capacitor 555 and an inductor 560. The PWM signal (VPWM) from the PWM generator 510 is received at the gate of the first transistor 545. The source of the first transistor 545 is electrically coupled to a ground potential (GND). The drain of the first transistor 545 is electrically coupled to the source of the second transistor 550. The gate of the second transistor 550 receives the compliment of the PWM signal (VPWM′). The drain of the second transistor 550 is electrically coupled to a supply potential (VCC). A first terminal of the capacitor 555 is electrically coupled to the drain of the second transistor 550 and the supply potential (VCC). The second terminal of the capacitor 555 is electrically coupled to the first terminal of the inductor 560. The second terminal of the inductor 560 is electrically coupled to the source of the second transistor 550 and the drain of the first transistor 545. The linear voltage (VFAN), for driving the DC fan 590, is generated across the capacitor 555.
During the duty cycle of the PWM signal (VPWM), the first transistor 545 is turned on and the second transistor 550 is turned off. The supply potential (VCC) provides energy to the DC Fan 590 as well as the inductor 560. When the PWM signal (VPWM) is low, the first transistor 545 is turned off and the second transistor 550 is turned on. The inductor 560 current, therefore, flows through the second transistor 550, transferring its stored energy to the DC fan 590. Hence, the second transistor 550 is utilized to provide a conductive path (e.g., current shunt) for stored inductive energy.
In an exemplary implementation, the operating frequency (fPWM) of the PWM signal (VPWM) is approximately 200-1,000 KHz. The inductor 560 is approximately 1-500 μH and the capacitor 555 is approximately 0.1-50 μF. The linear voltage (VFAN) has a voltage range of between one half the maximum operating fan voltage (e.g., 2.5-25V) up to the maximum operating fan voltage (5-50V), in one embodiment.
Accordingly, embodiments of the present invention provide an improved fan speed controller. The improved speed controller readily reduces switching noise as compared to conventional PWM based fan speed controllers. The improved speed controller readily provides efficiencies (e.g., input power divided by power delivered to the fan) of 80-90%. The fan speed controller, in accordance with embodiments of the present invention, may be utilized to control the operating speed of electronic device cooling fans. Exemplary electronic devices include, but are not limited to, computers, servers, game consoles, microprocessors, graphics processors and the like.
The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the Claims appended hereto and their equivalents.
Number | Name | Date | Kind |
---|---|---|---|
4706180 | Wills | Nov 1987 | A |
5086501 | DeLuca et al. | Feb 1992 | A |
5177431 | Smith et al. | Jan 1993 | A |
5218705 | DeLuca et al. | Jun 1993 | A |
5254878 | Olsen | Oct 1993 | A |
5307003 | Fairbanks et al. | Apr 1994 | A |
5350988 | Le | Sep 1994 | A |
5446365 | Nomura et al. | Aug 1995 | A |
5502838 | Kikinis | Mar 1996 | A |
5568350 | Brown | Oct 1996 | A |
5587672 | Ranganathan et al. | Dec 1996 | A |
5589762 | Iannuzo | Dec 1996 | A |
5630110 | Mote, Jr. | May 1997 | A |
5648766 | Stengel et al. | Jul 1997 | A |
5742142 | Witt | Apr 1998 | A |
5745375 | Reinhardt et al. | Apr 1998 | A |
5752011 | Thomas et al. | May 1998 | A |
5757172 | Hunsdorf et al. | May 1998 | A |
5760636 | Noble et al. | Jun 1998 | A |
5812860 | Horden et al. | Sep 1998 | A |
5825972 | Brown | Oct 1998 | A |
5847552 | Brown | Dec 1998 | A |
5864225 | Bryson | Jan 1999 | A |
5952798 | Jones et al. | Sep 1999 | A |
6025737 | Patel et al. | Feb 2000 | A |
6040668 | Huynh et al. | Mar 2000 | A |
6047248 | Georgiou et al. | Apr 2000 | A |
6163583 | Lin et al. | Dec 2000 | A |
6243656 | Arai et al. | Jun 2001 | B1 |
6304824 | Bausch et al. | Oct 2001 | B1 |
6310912 | Maiocchi et al. | Oct 2001 | B1 |
6363490 | Senyk | Mar 2002 | B1 |
6366157 | Abdesselem et al. | Apr 2002 | B1 |
6369557 | Agiman | Apr 2002 | B1 |
6415388 | Browning et al. | Jul 2002 | B1 |
6425086 | Clark et al. | Jul 2002 | B1 |
6448815 | Talbot et al. | Sep 2002 | B1 |
6456049 | Tsuji | Sep 2002 | B2 |
6470289 | Peters et al. | Oct 2002 | B1 |
6484041 | Aho et al. | Nov 2002 | B1 |
6535986 | Rosno et al. | Mar 2003 | B1 |
6621242 | Huang et al. | Sep 2003 | B2 |
6630754 | Pippin | Oct 2003 | B1 |
6650074 | Vyssotski et al. | Nov 2003 | B1 |
6650740 | Adamczyk et al. | Nov 2003 | B1 |
6662775 | Hauser | Dec 2003 | B2 |
6674587 | Chhabra et al. | Jan 2004 | B2 |
6703803 | Ohiwa et al. | Mar 2004 | B2 |
6714891 | Dendinger | Mar 2004 | B2 |
6718496 | Fukuhisa et al. | Apr 2004 | B1 |
6721892 | Osborn et al. | Apr 2004 | B1 |
6737860 | Hsu et al. | May 2004 | B2 |
6774587 | Makaran et al. | Aug 2004 | B2 |
6794836 | Strothmann et al. | Sep 2004 | B2 |
6795075 | Streitenberger et al. | Sep 2004 | B1 |
6795927 | Altmejd et al. | Sep 2004 | B1 |
6801004 | Frankel et al. | Oct 2004 | B2 |
6804131 | Galbiati et al. | Oct 2004 | B2 |
6806673 | Ho | Oct 2004 | B2 |
6815938 | Horimoto | Nov 2004 | B2 |
6831448 | Ishii et al. | Dec 2004 | B2 |
6853569 | Cheng et al. | Feb 2005 | B2 |
6885233 | Huard et al. | Apr 2005 | B2 |
6889331 | Soerensen et al. | May 2005 | B2 |
6975087 | Crabill et al. | Dec 2005 | B1 |
6987370 | Chheda et al. | Jan 2006 | B2 |
7045993 | Tomiyoshi | May 2006 | B1 |
7071640 | Kurosawa et al. | Jul 2006 | B2 |
7100061 | Halepete et al. | Aug 2006 | B2 |
7119522 | Tomiyoshi | Oct 2006 | B1 |
7149909 | Cui et al. | Dec 2006 | B2 |
20010033504 | Galbiati et al. | Oct 2001 | A1 |
20010045779 | Lee et al. | Nov 2001 | A1 |
20020113622 | Tang | Aug 2002 | A1 |
20030110423 | Helms et al. | Jun 2003 | A1 |
20040105237 | Hoover et al. | Jun 2004 | A1 |
20050007047 | Strothmann et al. | Jan 2005 | A1 |
Number | Date | Country |
---|---|---|
57097397 | Jun 1982 | JP |