Number | Name | Date | Kind |
---|---|---|---|
5206939 | Yanai et al. | Apr 1993 | A |
5212785 | Powers et al. | May 1993 | A |
5729763 | Leshem | Mar 1998 | A |
5890214 | Espy et al. | Mar 1999 | A |
5898828 | Pignolet et al. | Apr 1999 | A |
5922077 | Espy et al. | Jul 1999 | A |
5991891 | Hahn et al. | Nov 1999 | A |
6038618 | Beer et al. | Mar 2000 | A |
6061753 | Ericson | May 2000 | A |
6138199 | Fleischer | Oct 2000 | A |
6154791 | Kimble et al. | Nov 2000 | A |
6118776 | Berman | Dec 2000 | A |
6185203 | Berman | Feb 2001 | B1 |
6192027 | El-Batal | Feb 2001 | B1 |
6195703 | Blumenau et al. | Feb 2001 | B1 |
6219753 | Richardson | Apr 2001 | B1 |
6260079 | White | Jul 2001 | B1 |
6282169 | Kiremidjian | Aug 2001 | B1 |
6338110 | Van Cruyningen | Jan 2002 | B1 |
6389494 | Walton et al. | May 2002 | B1 |
20020012342 | Oldfield et al. | Jan 2002 | A1 |
Number | Date | Country |
---|---|---|
0550853 | Jul 1993 | EP |
0751464 | Jan 1997 | EP |
0 889 410 | Jul 1999 | EP |
WO 9707458 | Feb 1997 | WO |
WO 9828882 | Feb 1998 | WO |
WO 9926146 | May 1999 | WO |
Entry |
---|
“Bypass Bus Mechanism for Direct Memory Access Controllers”, IBM Technical Disclosure Bulletin, pp. 247-251, Apr. 1991.* |
Kumar Malavalli: “High Speed Fibre Channel Switching Fabric Services” Proceedings of the SPIE, vol. 1577, pp. 216-225, Sep. 4, 1991.* |
Kimble, “In-depth fibre channel arbitrated loop”, Ch. 2, Port bypass circuit (pp. 42-43); Ch. 15, High-availability loops (pp. 269-282) (Solution Technology, copyright 1996, 1997).* |
Co-pending U.S. patent application Ser. No. 09/343,344 filed Jun. 30, 1999. |
Co-Pending U.S. patent application Ser. No. 09/345,053 filed Jun. 30, 1999. |
Co-Pending U.S. patent application Ser. No. 09/352,651 filed Jun. 30, 1999. |
Co-Pending U.S. patent application Ser. No. 09/224,194 filed Dec. 30, 1998. |