Flash electronic disk with RAID controller

Information

  • Patent Grant
  • 9842024
  • Patent Number
    9,842,024
  • Date Filed
    Monday, March 17, 2014
    10 years ago
  • Date Issued
    Tuesday, December 12, 2017
    7 years ago
Abstract
In an embodiment of the invention, a method is presented to operationally integrate one or more RAID control mechanisms into a flash electronic disk controller. The method includes incorporating one or more RAID features into a flash electronic disk by adding one or more RAID components in a flash controller, wherein the flash electronic disk includes a RAID control module to control the one or more RAID components; receiving a read or write operation command at a flash controller from a host; translating the read or write operation command into a command format understood by one or more flash controllers; translating the command format into an instruction format understood by one or more flash memory devices; and accessing one or more memory locations in the one or more flash memory devices according to the instruction format to perform a read or write operation for the host.
Description
FIELD

Embodiments of the invention relate generally to computer systems and more particularly to Flash Electronic Disk with RAID Controller.


DESCRIPTION OF RELATED ART

Over the last few years, the storage systems industry has witnessed an increasing trend in shifting data storage from mechanical hard disk drives (HDD) to solid state devices (SSD), the Flash Electronic Disk being one of them. This is brought about by a number of advantages in using SSD's over HDD's, the most notable ones are increased data accessing speed, increased reliability in terms of data integrity and physical stress, and prolonged wear and tear.


The increase in data accessing speed opened up a wide range of applications that were used to be shelved because of the memory-access bottleneck. With the coming of Flash Electronic Disks, data-intensive applications now have a chance to come into reality. The absence of rotating mechanical disks in Flash Electronic Disks allowed more memory intensive applications that are physically demanding, such as military applications, shock prone environments and the like, to come into shape.


Trends in the market today point to an increasing demand for SSDs because of its fast memory access speeds. Memory intensive applications, such as database interfaces, are slowly coming into shape as the memory access bottleneck is loosened up. In the advent of memory intensive applications, it is imperative that systems should have reliable and stable data integrity measures. The most reliable data integrity system to date is the RAID system, which has been applied extensively to many computer systems using HDDs. The RAID system uses a simple architecture where data is striped or mirrored to a number of disks. All possible implementations of redundancy are already considered in its many configurations. These principles can also be applied to flash electronic disks to boost data integrity.


Conventional RAID systems prefer implementing RAID Controllers as a separate hardware entity. This is because RAID controls are computations-extensive, that when implemented in firmware, a big chunk of the CPU resource is eaten up. This invention helps to unload the firmware of a computational burden, as this invention implements RAID in hardware, but it takes it a step further. There will be no separate hardware entity for the RAID controls as it will all be integrated into the disk itself, producing a Flash Electronic Disk that is also a RAID Controller at the same time.


SUMMARY

The Flash Electronic Disks are known for its stable and reliable performance over traditional HDDs due to the absence of mechanical components. An embodiment of this invention aims to fortify the existing data integrity badge of Flash Electronic Disks by integrating RAID measures into the disk. Flash Electronic Disks in a RAID configuration would be by far, the most reliable storage system to date.


An embodiment of this invention presents a method and system for implementing RAID for Flash Electronic Disks. The invention integrates RAID control mechanisms into the Flash Electronic Disk controllers, eliminating the need for a separate RAID controller hardware, with minimal firmware intervention. The system and method uses the principles of RAID in addressing the issues brought about by physical disk crashes. The invention merges the benefits of using Flash Electronic Disks and the capabilities of RAID in data integrity, such as hot pluggable disks, into a Flash Electronic Disk. The system and method supports all RAID levels via configurable RAID controller. The system and method also provides possible RAID configurations for the disks over generic IO Interfaces.


In another embodiment of the invention, a method and system for implementing a Flash Electronic Disk with support for Redundant Array of Inexpensive Disks (RAID) system is presented. The method and system include a RAID Control Module that interprets RAID commands from any Host, an Exclusive-Or (XOR) Engine for RAID commands with parity computations, a RAID Cache for temporary storage during calculations, and possible RAID configurations for the Flash Electronic Disks via generic IO interfaces such as SATA, SCSI or PCI Express (PCIe). The invention presents a Flash Electronic Disk that is capable of executing RAID Master and Slave functions over conventional links without the need for a separate RAID Controller hardware and without extensive use of firmware processing.


A key idea of embodiments of this invention lies on having Flash Electronic Disks that offer data integrity capabilities of RAID in highly flexible configurations, without sacrificing the high memory accessing speed of Flash Electronic Disks.





BRIEF DESCRIPTION OF DRAWINGS

So that the manner in which the above recited features, advantages and objects of the present invention are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.


It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the present invention may admit to other equally effective embodiments.



FIG. 1 shows a typical prior art Flash Electronic Disk System.



FIG. 2 shows a typical prior art RAID system and its components.



FIG. 3 illustrates a write operation implementation for a typical prior art RAID-5 system.



FIG. 4 illustrates a read operation implementation for a typical prior art RAID-5 system.



FIG. 5 illustrates a read-modify-write operation implementation for a typical prior art RAID-5 system.



FIG. 6 illustrates the modified Flash Electronic Disk Architecture according to an embodiment of the present invention.



FIG. 7 shows a RAID system consisting of ordinary disks and the Flash Electronic Disk according to an embodiment of the present invention.



FIG. 8 is the write operation implementation in a Flash Electronic Disk taking a master role in a RAID-5 system according to an embodiment of the present invention.



FIG. 9 illustrates how the Flash Electronic Disk performs the flushing process according to an embodiment of the present invention.



FIG. 10 is the read operation implementation in a Flash Electronic Disk taking a master role in a RAID-5 system according to an embodiment of the present invention.



FIG. 11 is the read-modify-write operation implementation in a Flash Electronic Disk taking a master role in a RAID-5 system according to an embodiment of the present invention.



FIG. 12 is the write operation implementation in a Flash Electronic Disk taking dual roles in a RAID-5 system according to an embodiment of the present invention.



FIG. 13 is the read operation implementation in a Flash Electronic Disk taking dual roles in a RAID-5 system according to an embodiment of the present invention.



FIG. 14 is the read-modify-write operation implementation in a Flash Electronic Disk taking dual roles in a RAID-5 system according to an embodiment of the present invention.



FIG. 15 is a possible configuration of four Flash Electronic Disks in a RAID System according to an embodiment of the present invention.



FIG. 16 summarizes the multi-RAID configuration of multiple Flash Electronic Disks according to an embodiment of the present invention.



FIG. 17 illustrates a method to operationally integrate one or more RAID control mechanisms into a flash electronic disk controller, in accordance with one embodiment of the invention.





DETAILED DESCRIPTION

In the following detailed description, for purposes of explanation, numerous specific details are set forth to provide a thorough understanding of the various embodiments of the present invention. Those of ordinary skill in the art will realize that these various embodiments of the present invention are illustrative only and are not intended to be limiting in any way. Other embodiments of the present invention will readily suggest themselves to such skilled persons having the benefit of this disclosure.


In addition, for clarity purposes, not all of the routine features of the embodiments described herein are shown or described. One of ordinary skill in the art would readily appreciate that in the development of any such actual implementation, numerous implementation-specific decisions may be required to achieve specific design objectives. These design objectives will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming but would nevertheless be a routine engineering undertaking for those of ordinary skill in the art having the benefit of this disclosure. The various embodiments disclosed herein are not intended to limit the scope and spirit of the herein disclosure.


Preferred embodiments for carrying out the principles of the present invention are described herein with reference to the drawings. However, the present invention is not limited to the specifically described and illustrated embodiments. A person skilled in the art will appreciate that many other embodiments are possible without deviating from the basic concept of the invention. Therefore, the principles of the present invention extend to any work that falls within the scope of the appended claims.


As used herein, the terms “a” and “an” herein do not denote a limitation of quantity, but rather denote the presence of at least one of the referenced items.



FIG. 1 shows a typical prior art Flash Electronic Disk architecture. A Flash Electronic Disk 103 is composed mainly of Flash Memory Devices 104, linked to the Flash Controller 102 by a Flash Interconnect 101. The Flash Interconnect 101 handles the necessary data passing sequences between the Host 100 and the Flash Memory Devices. The Host 100 is typically a CPU of a computer system which sends out instructions to the disk via the IO Bus 105. The Flash Electronic Disk 103 mimics an ordinary HDD so that the Host 100 sees it as an ordinary storage device. The Host issues read and write commands to the Flash Electronic Disk as if it is just accessing an ordinary HDD. The Flash Controller 102 of the Flash Electronic Disk translates the instructions from the Host 100 into flash native commands which are understood by the plurality of Flash Memory Devices 104. FIG. 1 describes a typical storage device system, though in this case, the storage device uses flash memory devices instead of the conventional rotating mechanical disks.



FIG. 2 illustrates a typical prior art RAID system and its components. A RAID system has a RAID Controller 207 that manages a plurality of Slave Disks 205 and makes them appear as just one storage device to the Host 200. Host 200 is usually a computer CPU that sends out memory transfer instructions to the RAID system 201. In general, the RAID Controller handles all system-related activities such as communicating to the host, accessing the slave disks, maintaining system information, executing requested transfers and recovering from disk failures. A typical RAID system distributes its data across all the slave disks in a manner commonly referred to as data striping. By allowing more than one slave disk in the system, RAID allows for concurrent access by independent processes. RAID has 5 distinct levels/configurations for redundancy; some users though combine these configurations to produce hybrids that suit their purpose. Most RAID levels employ parity for redundancy, thus requiring the use of combinational logic to implement the equivalent of an Exclusive-OR (XOR) Engine 203, which is a processing element that performs parity calculations. The RAID Cache 206 is the temporary storage of data commonly used for RAID parity operations. The Mapping Table 202 is used by the RAID Controller 207 to determine which slave disk(s) are being referred to by the request. The Mapping Table 202 is used to translate the logical block addresses specified in the commands received from the Host 200 into addresses that point to the actual physical disk locations. The Mapping Table 202 is created based on the RAID system configuration. The plurality of Slave Disks 205 and the RAID Controller 207 are linked together via IO Bus 204, which could include any of the existing IO interfaces available today, such as SCSI, SATA, PCIe, or an equivalent interface.



FIG. 3 illustrates a write operation implementation for a typical prior art RAID-5 system. RAID-5 is one of the most common protection techniques against failed disks. This RAID configuration works by striping data and parity information across all the slave disks. In FIG. 3, Host 300 issues a write command 308 to the RAID Controller 307. The write data 309 is stored in the RAID Cache 306. The RAID Controller after referring to its Mapping Table 302 determines that the write data in the RAID Cache 306 should be striped across the plurality of slave disks 305. The RAID Controller issues an IO write command 310 to write data stripe 0314 to Slave Disk 1318, an IO write command 311 to write data stripe 1315 to Slave Disk 2319 and an IO write command 312 to write data stripe 2316 to Slave Disk 3320. The RAID Controller also generates the corresponding parity stripe 317 by XORing the data stripes. This parity stripe is written by the RAID Controller to Slave Disk N 321 by issuing another IO write command 313.



FIG. 4 illustrates a read operation implementation for a typical prior art RAID-5 system. Host 400 issues a read command 408 to the RAID Controller 407. The RAID Controller checks its Mapping Table 402 to determine from which slave disks 405 the data will come from. The RAID controller then issues an IO read command 414 to Slave Disk 1410 to get data stripe 417, an IO read command 415 to Slave Disk 2411 to get data stripe 418 and an IO read command 416 to Slave Disk 3412 to get data stripe 419. These data stripes are stored and reconstructed in RAID Cache 406 before being sent to the Host 400 as the read data 409. In some cases, parity checking is performed during read operation in which case the parity stripe is read from the other disk and then XORed to all the data stripes read from the rest of the slave disks.



FIG. 5 illustrates a read-modify-write operation implementation for a typical prior art RAID-5 system. Read-modify-write occurs whenever the Host requests to write only a data stripe instead of the whole data block. Host 500 sends a write command 512 to the RAID Controller 507. The RAID Controller receives the write data 513 and stores it in the RAID Cache 506. After referring to the Mapping Table 502, the RAID Controller discovers that the write request involves a write of only a data stripe. The RAID Controller then issues an IO read command 514 to the Slave Disk 1508 to read the old data stripe 515. The old data stripe 515 is XORed with the new data stripe stored in the RAID Cache 506 using the XOR Engine 503. The result of the XOR operation is temporarily stored in the RAID Cache 506. The new data stripe is still kept in the RAID Cache. The RAID Controller then issues an IO read command 518 to the Slave Disk N 511 to read the old parity 519. The old parity 519 is then XORed with the result of the previous XOR operation using the XOR Engine 503. The result of this XOR operation, the new parity, is again stored in the RAID Cache 506. After generating the new parity, the RAID Controller 507 issues an IO write command 516 to the Slave Disk 1508 to write the new data stripe 517 from the RAID Cache 506. The RAID Controller also issues an IO write command 520 to the Slave Disk N 511 to write the new parity 521 from the RAID Cache 506. This completes the read-modify-write operation.



FIG. 6 illustrates the modified Flash Electronic Disk Architecture. In this invention, the RAID features are incorporated into the Flash Electronic Disk by adding the RAID components in the Flash Controller. The Flash Electronic Disk 608 is upgraded with the addition of the RAID Control Module 607, which handles the RAID capabilities of the invention. The RAID Control Module contains an XOR Engine 603 that is used during parity calculations, a RAID Cache 606 that serves as the temporary data storage during parity calculations and a Mapping Table 602 for address translation of the commands received from the Host 600.


In a computer system where RAID is needed, the Flash Electronic Disk in FIG. 6 becomes a ready RAID Controller eliminating the need for a separate hardware entity. The plurality of Flash Memory Devices 605 serves as the non-volatile cache of the RAID system. The Flash Memory Devices are used to store recently used information for the RAID system. The Flash Controller 601 partitions the Flash Memory Devices 605 into stripes and records the boundaries. The Flash Controller passes these boundaries to the RAID Control Module 607 for inter-disk striping of RAID. The use of these flash memory devices as cache significantly enhances the performance of the RAID system because they reduce frequent access to slower storage devices such as HDD.


The Flash Electronic Disk of FIG. 6 is also capable of handling master and slave roles in a RAID system. The plurality of Flash Memory Devices 605 may be used as a slave disk instead of a cache. The memory locations of the Flash Memory Devices are remapped on a new addressing scheme kept by the RAID Control Module 607 in its Mapping Table 602. In addition, it is possible to distribute the flash memory devices to a number of RAID systems. The Flash Electronic Disk can have one flash memory device assigned to its RAID Control Module 607, and the rest of its Flash Memory Devices 605 assigned to different RAID controllers in other RAID systems. This way, the Flash Electronic Disk 608 can participate in multiple RAID systems rather just one, and can also take dual roles depending on which RAID system it is in.


Furthermore, the plurality of Flash Memory Devices 605 can be configured as replacement disks or “hot spares”. The availability of replacement disks allows the RAID Control Module 607 to perform reconstruction. Reconstruction is a background process executed in the RAID system to regenerate the data from the failed disk. This process involves reading the data from the surviving slave disks for each stripe, calculating the parity of that data and then writing this value to the replacement disk. Reconstruction works both for data and parity disks since the XOR operation is commutative. The performance of the RAID system is degraded while a failed disk is being rebuilt. However, the RAID system continues to function in such a way that all data are still accessible by the Host including that from the failed disk.



FIG. 7 shows a RAID system consisting of ordinary disks and the Flash Electronic Disk according to an embodiment of the present invention. The Flash Electronic Disk is labeled as the “Master Disk” 704 to differentiate it from the Slave Disks 710 in the RAID system 711. The RAID Control Module 709 of the Master Disk 704 is configured to be the RAID Controller of the RAID system 711. The Master Disk 704 comprising of a Flash Controller 703 along with the Flash Interconnect 706 and the plurality of Flash Memory Devices 707, used as the system cache, communicates with the Slave Disks 710 through the one or more generic IO Bus 701, such as SCSI, SATA, PCIe, or an equivalent IO Bus. The slave disks of the RAID system 711 may be any other disk, HDD or SSD, as long as it can interface with the one or more IO Bus 701. The RAID Control Module 709 has its own XOR Engine 705 for parity calculations, a RAID Cache 708 for temporary storage of data and a Mapping Table 702 for translating the commands received for the RAID system.



FIG. 8 is the write operation implementation in a Flash Electronic Disk taking a master role in a RAID-5 system according to an embodiment of the present invention. The Master Disk 804 receives a write command 812 from the Host 800. The write data 813 is stored in the RAID Cache 808 of the RAID Control Module 809. The RAID Control Module after referring to its Mapping Table 802 determines that the write data in the RAID Cache 808 should be striped across the plurality of slave disks 810. The RAID Control Module translates the write request received from the Host 800 into multiple write accesses to the plurality of slave disks by converting the write data 813 into data stripes. The RAID Control Module also generates the corresponding parity stripe by XORing all the data stripes using its XOR Engine 805. This parity stripe is temporarily stored in the RAID Cache 808 along with the data stripes.


However, instead of accessing the slave disks frequently, the Master Disk 804 decides to first write the data stripes to its Flash Memory Devices 807. The Flash Memory Devices 807, being the system cache, contains the recently used information for the RAID system 811. The Flash Controller 803 therefore issues a flash write command 814 to write data stripe 0818 to Flash Memory Device 1822, a flash write command 815 to write data stripe 1819 to Flash Memory Device 1823 and a flash write command 816 to write data stripe 2820 to Flash Memory Device 1824. The Flash Controller also issues a flash write command 817 to write the parity stripe 821 to Flash Memory Device N 825. The data and parity stripes stored in the plurality of Flash Memory Devices 807 are periodically flushed to the plurality of Slave Disks 810.



FIG. 9 illustrates how the Flash Electronic Disk performs the flushing process according to an embodiment of the present invention. The plurality of the Flash Memory Devices 907 acts as the system cache of the RAID system 911. The contents of the Flash Memory Devices are regularly transferred to the Slave Disks. Flash Memory Device 1920 is the cache of the Slave Disk 1932. Flash Memory Device 2921 is the cache of the Slave Disk 2933. Flash Memory Device 3922 is the cache of the Slave Disk 3934. Flash Memory Device N 923 is the cache of the Slave Disk N 935. During flushing, the Flash Controller 903 issues a flash read command 912 to Flash Memory Device 1920 to transfer the data block 0916 to the RAID Cache 908. The Flash Controller then issues an IO write command 928 to Slave Disk 1932 to transfer the same data block 0924 from RAID Cache 908 to Slave Disk 1932. In the same way, the Flash Controller 903 issues a flash read command 913 to Flash Memory Device 2921 to transfer the data block 1917 to the RAID Cache 908. The Flash Controller then issues an IO write command 929 to Slave Disk 2933 to transfer the same data block 1925 from RAID Cache 908 to Slave Disk 2933. For Flash Memory Device 3922, the Flash Controller 903 issues a flash read command 914 to Flash Memory Device 3922 to transfer the data block 2918 to the RAID Cache 908. The Flash Controller then issues an IO write command 930 to Slave Disk 3934 to transfer the same data block 2926 from RAID Cache 908 to Slave Disk 3934. And lastly for Flash Memory Device N 923, the Flash Controller 903 issues a flash read command 915 to Flash Memory Device N 923 to transfer the data block N-1919 to the RAID Cache 908. The Flash Controller then issues an IO write command 931 to Slave Disk N 935 to transfer the same data block N-1927 from RAID Cache 908 to Slave Disk N 935.



FIG. 10 is the read operation implementation in a Flash Electronic Disk taking a master role in a RAID-5 system according to an embodiment of the present invention. Host 1000 issues a read command 1012 to the Master Disk 1004. The RAID Control Module 1009 determines that the requested data is striped across the plurality of slave disks 1010. The RAID Control Module translates the read request received from the Host 1000 into multiple read accesses to the plurality of slave disks by reading the corresponding data stripes. The RAID Control Module 1009 of the Master Disk checks its Mapping Table 1002 to determine from which slave disks 1010 the data stripes will come from.


However, instead of accessing the slave disks frequently, the Master Disk 1004 in one embodiment can decide to read the data stripes from its Flash Memory Devices 1007. The Flash Memory Devices 1007, being the system cache, contains the recently accessed information for the RAID system 1011. The Flash Controller 1003 therefore issues a flash read command 1014 to Flash Memory Device 11020 to get data stripe 1017, a flash read command 1015 to Flash Memory Device 21021 to get data stripe 1018 and a flash read command 1016 to Flash Memory Device 31022 to get data stripe 1019. These data stripes are stored and reconstructed in RAID Cache 1008 before being sent to the Host 1000 as the read data 1013.



FIG. 11 is the read-modify-write operation implementation in a Flash Electronic Disk taking a master role in a RAID-5 system according to an embodiment of the present invention. Host 1100 sends a write command 1112 to the Master Disk 1104. The RAID Control Module 1109 of the Master Disk receives the write data 1113 and stores it in the RAID Cache 1108. After referring to the Mapping Table 1102, the RAID Control Module discovers that the write request involves a write of only a data stripe. A write of only a data stripe involves a read-modify-write operation. The RAID Control Module first checks from which slave disks will the old data stripe and old parity stripe come from. The RAID Control Module determines that the old data stripe should come from Slave Disk 1 and the old parity stripe should come from Slave Disk N.


However, instead of accessing the slave disks frequently, the Master Disk 1104 decides to read these stripes from its Flash Memory Devices 1107. The Flash Memory Devices 1107, being the system cache, contains the recently accessed information for the RAID system 1111. The Flash Controller 1103 therefore issues a flash read command 1114 to the Flash Memory Device 11122 to read the old data stripe 1118. The old data stripe 1118 is XORed with the new data stripe 1113 stored in the RAID Cache 1108 using the XOR Engine 1105. The result of the XOR operation is temporarily stored in the RAID Cache 1108. The new data stripe is still kept in the RAID Cache. The Flash Controller then issues a flash read command 1116 to the Flash Memory Device N 1125 to read the old parity 1120. The old parity 1120 is then XORed with the result of the previous XOR operation using the XOR Engine 1105. The result of this XOR operation, the new parity, is again stored in the RAID Cache 1108. After generating the new parity, the Flash Controller 1103 issues a flash write command 1115 to the Flash Memory Device 11122 to write the new data stripe 1119 from the RAID Cache 1108. The Flash Controller also issues a flash write command 1117 to the Flash Memory Device N 1125 to write the new parity 1121.



FIG. 12 is the write operation implementation in a Flash Electronic Disk taking dual roles in a RAID-5 system according to an embodiment of the present invention. In this implementation, the RAID Control Module 1209 of the Master Disk 1204 is configured as the RAID Controller of the RAID system 1211. The Flash Memory Device 11212 of the Master Disk, along with the Slave Disks 1220, 1221, 1222 act as the RAID Slave Disks with the data striped across all the slave disks.


The Flash Controller 1203 of the Master Disk 1204 receives a write command 1218 along with the write data 1219 from the Host 1200. The Flash Controller stores the write data 1219 it received from the Host 1200 in the RAID Cache 1208. Based from the Mapping Table 1202 of the RAID Control Module 1209, the data sent by the Host 1200 should be striped across all the RAID Slave Disks. The RAID Control Module translates the write request received from the Host 1200 into multiple write accesses by converting the write data 1219 into data stripes. The RAID Control Module also generates the corresponding parity stripe by XORing all the data stripes using its XOR Engine 1205. This parity stripe is temporarily stored in the RAID Cache 1208 along with the data stripes. The Flash Controller 1203 then issues a flash write command 1216 to write data stripe 01217 to Flash Memory Device 11212, an IO write command 1224 to write data stripe 11223 to Slave Disk 21220 and an IO write command 1226 to write data stripe 21225 to Slave Disk 31221. The Flash Controller also issues an IO write command 1228 to write the parity stripe 1227 to Slave Disk N 1222.



FIG. 13 is the read operation implementation in a Flash Electronic Disk taking dual roles in a RAID-5 system according to an embodiment of the present invention. In this implementation, the RAID Control Module 1309 of the Master Disk 1304 is configured as the RAID Controller of the RAID system 1311. The Flash Memory Device 11312 of the Master Disk, along with the Slave Disks 1324, 1325, 1326 act as the RAID Slave Disks with the data striped across all the slave disks.


The Flash Controller 1303 of the Master Disk 1304 receives a read command 1318 from the Host 1300. The RAID Control Module 1309 being the RAID Controller of the RAID system 1311 interprets the command by referring to its Mapping Table 1302. Based from the Mapping Table, the data being requested by the Host 1300 is found to be striped across all the RAID Slave Disks. The Flash Controller then creates the corresponding Flash Read command for the Flash Memory Device and IO Read commands for the other Slave Disks. A Flash Read command 1316 is sent to Flash Memory Device 11312 to get the data stripe 01317. An IO Read command 1321 is sent to Slave Disk 21324 to get the data stripe 11320. An IO Read command 1323 is sent to Slave Disk 31325 to get the data stripe 21322. The data stripes received from the Flash Memory Device and the Slave Disks are reconstructed in the RAID Cache 1308 and then sent to the requesting Host 1300 as the read data 1319.



FIG. 14 is the read-modify-write operation implementation in a Flash Electronic Disk taking dual roles in a RAID-5 system according to an embodiment of the present invention. In this implementation, the RAID Control Module 1409 of the Master Disk 1404 is configured as the RAID Controller of the RAID system 1411. The Flash Memory Device 11418 of the Master Disk, along with the Slave Disks 1422, 1423, 1424 act as the RAID Slave Disks with the data striped across all the slave disks.


Host 1400 sends a write command 1412 to the Master Disk 1404. The RAID Control Module 1409 of the Master Disk receives the write data 1413 and stores it in the RAID Cache 1408. After referring to the Mapping Table 1402, the RAID Control Module discovers that the write request involves a write of only a data stripe. A write of only a data stripe involves a read-modify-write operation. The RAID Control Module first checks from which slave disks will the old data stripe and old parity stripe come from. The RAID Control Module determines that the old data stripe should come from Flash Memory Device 1 and the old parity stripe should come from Slave Disk N.


The Flash Controller 1403 issues a flash read command 1417 to the Flash Memory Device 11418 to read the old data stripe 1416. The old data stripe 1416 is XORed with the new data stripe 1413 stored in the RAID Cache 1408 using the XOR Engine 1405. The result of the XOR operation is temporarily stored in the RAID Cache 1408. The new data stripe is still kept in the RAID Cache. The Flash Controller then issues an IO read command 1425 to the Slave Disk N 1424 to read the old parity 1426. The old parity 1426 is then XORed with the result of the previous XOR operation using the XOR Engine 1405. The result of this XOR operation, the new parity, is again stored in the RAID Cache 1408. After generating the new parity, the Flash Controller 1403 issues a flash write command 1414 to the Flash Memory Device 11418 to write the new data stripe 1415 from the RAID Cache 1408. The Flash Controller also issues an IO write command 1428 to the Slave Disk N 1424 to write the new parity 1427.



FIG. 15 is a configuration of four Flash Electronic Disks in a RAID System according to an embodiment of the present invention. Each of the four Flash Electronic Disks 1500, 1501, 1502 and 1503 has a RAID Control Module 1504, 1505, 1506 and 1507. All other disk modules are hidden, as the focus is on the role of the RAID Control Modules. The Flash Electronic Disks are interconnected via the one or more generic IO Interface. If the Flash Memory Devices in each Flash Electronic Disk are partitioned in such a way that it allows multiple RAID systems to access it, each Flash Electronic Disk can participate in multiple RAID systems and take on dual roles—RAID Master or Slave Disk. For example, Host 01508 configures Flash Electronic Disk 01500 to become a RAID Controller with Flash Electronic Disk 11501, Flash Electronic Disk 21502 and Flash Electronic Disk 31503 as its slave disks. For clarity, the RAID system defined by Host 01508 is labeled as RAID System 0. Under RAID System 0, the RAID Control Modules 1505, 1506, and 1507 take on the Slave mode. In RAID System 1, Host 1509 configures the RAID Control Module 1505 to take the Master role while RAID Control Modules 1504, 1506 and 1507 take slave roles. The same goes for RAID System 2 which has 1510 as the Host and RAID Control Module 1506 as its Master, and RAID System 3 which has 1511 as the Host and 1507 as the RAID Control Module. FIG. 15 shows a possible configuration of Flash Electronic Disks in one embodiment employing the invention used to its full potential in RAID systems. It shows 4 computer systems using four Flash Electronic Disks in four distinct RAID Systems 0, 1, 2 and 3.



FIG. 16. summarizes the multi-RAID configuration of multiple Flash Electronic Disks according to an embodiment of the present invention. Column 1602 lists the Flash Electronic Disks 0, 1, 2, 3, and N respectively in rows 1620, 1622, 1624, 1626, and 1628. Columns 1604, 1606, 1608, 1610, and 1612 list the Raid System 0, 1, 2, 3, and N, respectively. More Flash Electronic Disks can be added to the configuration of FIG. 15 to produce multiple RAID systems on a plurality of disks. The RAID system becomes more stable and data integrity is high. The configuration also allows non flash electronic disks to be inserted into the RAID system, as long as it conforms to the IO Interface, but its role will be limited only to being a slave, and its address map is limited only to the RAID system where its RAID Controller is attached to.



FIG. 17 illustrates a method to operationally integrate one or more RAID control mechanisms into a flash electronic disk controller, in accordance with one embodiment of the invention. The method starts in operation 1702. Operation 1704 is next and includes incorporating one or more RAID features into a flash electronic disk by adding one or more RAID components in a flash controller, wherein the flash electronic disk is upgraded with the addition of a RAID control module to control the one or more RAID components. Operation 1706 is next and includes receiving a read or write operation command at the flash electronic disk controller from a host. Operation 1708 is next and includes translating the read or write operation command into a command format understood by one or more flash controllers. Operation 1710 is next and includes translating the command format into an instruction format understood by one or more flash memory devices. Operation 1712 is next and includes accessing one or more memory locations in the one or more flash memory devices according to the instruction format to perform a read or write operation for the host. The method ends in operation 1714.


Foregoing described embodiments of the invention are provided as illustrations and descriptions. They are not intended to limit the invention to precise form described. In particular, it is contemplated that functional implementation of invention described herein may be implemented equivalently in hardware, software, firmware, and/or other available functional components or building blocks, and that networks may be wired, wireless, or a combination of wired and wireless.


It is also within the scope of the present invention to implement a program or code that can be stored in a machine-readable or computer-readable medium to permit a computer to perform any of the inventive techniques described above, or a program or code that can be stored in an article of manufacture that includes a computer readable medium on which computer-readable instructions for carrying out embodiments of the inventive techniques are stored. Other variations and modifications of the above-described embodiments and methods are possible in light of the teaching discussed herein.


The above description of illustrated embodiments of the invention, including what is described in the Abstract, is not intended to be exhaustive or to limit the invention to the precise forms disclosed. While specific embodiments of, and examples for, the invention are described herein for illustrative purposes, various equivalent modifications are possible within the scope of the invention, as those skilled in the relevant art will recognize.


These modifications can be made to the invention in light of the above detailed description. The terms used in the following claims should not be construed to limit the invention to the specific embodiments disclosed in the specification and the claims. Rather, the scope of the invention is to be determined entirely by the following claims, which are to be construed in accordance with established doctrines of claim interpretation.

Claims
  • 1. An apparatus, comprising: an IO (Input/Output) bus;a host coupled to the IO bus;a flash electronic disk coupled via the IO bus to the host, wherein the flash electronic disk incorporates one or more RAID features, said flash electronic disk comprising a flash controller having one or more RAID components, wherein the flash electronic disk includes a RAID control module to control the one or more RAID components, wherein the flash controller receives a read operation command or write operation command from the host and translates the read operation command or write operation command into a command format that can be understood by one or more flash memory devices; wherein the flash electronic disk further comprises one or more flash memory devices and a flash interconnect coupled to the flash controller and to the one or more flash memory devices;wherein the flash controller is configured to translate the command format into an instruction format that can be understood by the one or more flash memory devices;wherein the one or more flash memory devices include one or more memory locations that can be accessed according to the instruction format to perform a read operation or write operation for the host;wherein the flash interconnect is configured to handle data transmission between the host and the one or more flash memory devices;wherein the flash memory devices comprise at least a first flash memory device, a second flash memory device, and a third flash memory device;wherein the RAID control module in the flash controller is configured to distribute data from the host across the flash memory devices by data striping;wherein the RAID control module distributes a first data stripe of the data into the first flash memory device, distributes a second data stripe of the data into the second flash memory device, and distributes a parity of the data into the third flash memory device;wherein the flash controller is coupled to the IC bus;a plurality of disks coupled to the IC bus, wherein the plurality of disks comprises a first disk, a second disk, and a third disk;wherein the flash controller transfers the first data stripe in the first flash memory device to the first disk;wherein the flash controller transfers the second data stripe in the second flash memory device to the second disk; andwherein the flash controller transfers the parity of the data in the third flash memory device to the third disk.
  • 2. The apparatus of claim 1, wherein: the RAID control module comprises a RAID cache that serves as a temporary data storage during one or more parity calculations.
  • 3. The apparatus of claim 1, wherein: the RAID control module comprises a mapping table for address translation of the read operation and write operation commands received from the host.
  • 4. The apparatus of claim 1, wherein: the RAID control module comprises an XOR engine that is used during one or more parity calculations.
  • 5. The apparatus of claim 1, wherein: the RAID control module comprises an XOR engine that is used during one or more parity calculations, a RAID cache that serves as a temporary data storage during one or more parity calculations and a mapping table for address translation of the read operation and write operation commands received from the host.
  • 6. The apparatus of claim 1, wherein the one or more flash memory devices are used as a slave disk instead of a cache memory.
  • 7. The apparatus of claim 1, wherein the one or more flash memory devices are used as a slave disk instead of a cache memory by remapping a plurality of memory locations of the one or more flash memory devices on a new addressing scheme kept by the RAID control module in a mapping table.
  • 8. The apparatus of claim 1, wherein the one or more flash memory devices are distributed to a number of RAID systems, wherein the flash electronic disk has one or more flash memory devices assigned to the RAID control module, and a remainder of the flash memory devices are assigned to another RAID control module in another RAID system.
  • 9. The apparatus of claim 1, wherein the one or more flash memory devices are used as hot spare replacement disks.
  • 10. The apparatus of claim 1, wherein the one or more flash memory devices are used as hot spare replacement disks, wherein one or more replacement disks allow the RAID control module to perform reconstruction to regenerate data from a failed disk by reading the data from one or more surviving slave disks.
  • 11. A method comprising: incorporating one or more RAID features into a flash electronic disk by adding one or more RAID components in a flash controller, wherein the flash electronic disk includes a RAID control module to control the one or more RAID components;receiving a read operation command or write operation command at the flash electronic disk from a host;translating the read operation command or write operation command into a command format understood by one or more flash memory devices;translating the command format into an instruction format understood by one or more flash memory devices;handling, by a flash interconnect coupled to the flash controller and to the one or more flash memory devices, data transmission between the host and the one or more flash memory devices; accessing one or more memory locations in the one or more flash memory devices according to the instruction format to perform a read operation or write operation for the host;distributing, by the RAID control module in the flash controller, data from the host across the one or more flash memory devices by data striping;wherein the one or more flash memory devices comprise at least a first flash memory device, a second flash memory device, and a third flash memory device;wherein the RAID control module distributes a first data stripe of the data into the first flash memory device, distributes a second data stripe of the data into the second flash memory device, and distributes a parity of the data into the third flash memory device;wherein the host and the flash controller are both coupled to an IC (input/output) bus;wherein a plurality of disks is coupled to the IC bus, wherein the plurality of disks comprises a first disk, a second disk, and a third disk;transferring, by the flash controller, the first data stripe in the first flash memory device to the first disk;transferring, by the flash controller, the second data stripe in the second flash memory device to the second disk; andtransferring, by the flash controller, the parity of the data in the third flash memory device to the third disk.
  • 12. The method of claim 11, wherein incorporating the one or more RAID features into the flash electronic disk includes adding the RAID control module having a RAID cache that serves as a temporary data storage during one or more parity calculations.
  • 13. The method of claim 11, wherein incorporating the one or more RAID features into the flash electronic disk includes adding a mapping table for address translation of one or more read operation commands or write operation commands received from the host.
  • 14. The method of claim 11, wherein incorporating the one or more RAID features into the flash electronic disk includes adding the RAID control module having an XOR engine that is used during one or more parity calculations.
  • 15. The method of claim 11, wherein incorporating the one or more RAID features into the flash electronic disk includes adding the RAID control module having an XOR engine that is used during one or more parity calculations, adding a RAID cache that serves as a temporary data storage during the one or more parity calculations and adding a mapping table for address translation of the read operation or write operation commands received from the host.
  • 16. The method of claim 11, wherein the one or more flash memory devices are used as a slave disk instead of a cache memory.
  • 17. The method of claim 11, wherein the one or more flash memory devices are used as a slave disk instead of a cache memory and a plurality of memory locations of the flash memory devices are remapped on a new addressing scheme kept by the RAID control module in a mapping table.
  • 18. The method of claim 11, wherein the one or more flash memory devices are used as a slave disk instead of a cache memory and a plurality of memory locations of the flash memory devices are remapped on a new addressing scheme kept by the RAID control module in a mapping table, and the one or more flash memory devices are distributed among one or more other RAID systems by assignment to one or more RAID controllers for the one or more other RAID systems.
  • 19. The method of claim 11, wherein the one or more flash memory devices are used as hot spare replacement disks, wherein one or more replacement disks allow the RAID control module to perform reconstruction to regenerate data from a failed disk by reading the data from one or more surviving slave disks.
  • 20. A method comprising: incorporating one or more RAID features into a flash electronic disk by adding one or more RAID components in a flash controller, wherein the flash electronic disk includes a RAID control module to control the one or more RAID components, including adding the RAID control module having an XOR engine that is used during one or more parity calculations, adding a RAID cache that serves as a temporary data storage during the one or more parity calculations and adding a mapping table for address translation of one or more commands received from a host;receiving a read operation command or write operation command at the flash electronic disk from the host;translating the read operation command or write operation command into a command format understood by one or more flash memory devices;translating the command format into an instruction format understood by one or more flash memory devices;handling, by a flash interconnect coupled to the flash controller and to the one or more flash memory devices, data transmission between the host and the one or more flash memory devices;accessing one or more memory locations in the one or more flash memory devices according to the instruction format to perform a read operation or write operation for the host; distributing, by the RAID control module in the flash controller, data from the host across the one or more flash memory devices by data striping;wherein the one or more flash memory devices comprise at least a first flash memory device, a second flash memory device, and a third flash memory device;wherein the RAID control module distributes a first data stripe of the data into the first flash memory device, distributes a second data stripe of the data into the second flash memory device, and distributes a parity of the data into the third flash memory device;wherein the host and the flash controller are both coupled to an IC (input/output) bus;wherein a plurality of disks is coupled to the IC bus, wherein the plurality of disks comprises a first disk, a second disk, and a third disk;transferring, by the flash controller, the first data stripe in the first flash memory device to the first disk;transferring, by the flash controller, the second data stripe in the second flash memory device to the second disk; andtransferring, by the flash controller, the parity of the data in the third flash memory device to the third disk.
  • 21. An apparatus comprising: a flash electronic disk comprising: a flash controller, wherein the flash controller includes a RAID controller;a plurality of flash memory devices; anda flash interconnect coupled to the flash controller and to the plurality of flash memory devices;wherein the flash electronic disk receives write and read commands from a host;wherein the flash controller is configured to translate the write and read commands into flash native commands which are understood by the plurality of flash memory devices;wherein the flash interconnect is configured to handle data transmission between the host and the plurality of flash memory devices;wherein the plurality of flash memory devices comprises at least a first flash memory device, a second flash memory device, and a third flash memory device;wherein the RAID controller in the flash controller is configured to distribute data from the host across the plurality of flash memory devices by data striping;wherein the RAID controller distributes a first data stripe of the data into the first flash memory device, distributes a second data stripe of the data into the second flash memory device, and distributes a parity of the data into the third flash memory device;wherein the flash controller and the host are both coupled to an IC (input/output) bus;wherein a plurality of disks is coupled to the IO bus, wherein the plurality of disks comprises a first disk, a second disk, and a third disk;wherein the flash controller transfers the first data stripe in the first flash memory device to the first disk;wherein the flash controller transfers the second data stripe in the second flash memory device to the second disk; andwherein the flash controller transfers the parity of the data in the third flash memory device to the third disk.
  • 22. The apparatus of claim 21, wherein the RAID controller comprises an XOR engine that is used during one or more parity calculations, a RAID cache that serves as a temporary data storage during one or more parity calculations, and a mapping table for address translation of the write and read commands received from the host.
  • 23. A method comprising: receiving, by a flash electronic disk, write and read commands from a host;translating, by a flash controller in the flash electronic disk, the write and read commands into flash native commands which are understood by a plurality of flash memory devices in the flash electronic disk;handling, by a flash interconnect coupled to the flash controller and to the plurality of flash memory devices, data transmission between the host and the plurality of flash memory devices;distributing, by a RAID controller in the flash controller, data from the host across the plurality of flash memory devices by data striping;wherein the plurality of flash memory devices comprises at least a first flash memory device, a second flash memory device, and a third flash memory device;wherein the RAID controller distributes a first data stripe of the data into the first flash memory device, distributes a second data stripe of the data into the second flash memory device, and distributes a parity of the data into the third flash memory device;wherein the host and the flash controller are both coupled to an IO (input/output) bus;wherein a plurality of disks is coupled to the IO bus, wherein the plurality of disks comprises a first disk, a second disk, and a third disk;transferring, by the flash controller, the first data stripe in the first flash memory device to the first disk;transferring, by the flash controller, the second data stripe in the second flash memory device to the second disk; andtransferring, by the flash controller, the parity of the data in the third flash memory device to the third disk.
  • 24. The method of claim 23, wherein the RAID controller comprises an XOR engine that is used during one or more parity calculations, a RAID cache that serves as a temporary data storage during one or more parity calculations, and a mapping table for address translation of the write and read commands received from the host.
  • 25. An article of manufacture, comprising: a non-transitory computer-readable medium having stored thereon instructions operable to permit an apparatus to:receive, by a flash electronic disk, write and read commands from a host;translate, by a flash controller in the flash electronic disk, the write and read commands into flash native commands which are understood by a plurality of flash memory devices in the flash electronic disk;handle, by a flash interconnect coupled to the flash controller and to the plurality of flash memory devices, data transmission between the host and the plurality of flash memory devices;distribute, by a RAID controller in the flash controller, data from the host across the plurality of flash memory devices by data striping;wherein the plurality of flash memory devices comprises at least a first flash memory device, a second flash memory device, and a third flash memory device;wherein the RAID controller distributes a first data stripe of the data into the first flash memory device, distributes a second data stripe of the data into the second flash memory device, and distributes a parity of the data into the third flash memory device;wherein the host and the flash controller are both coupled to an IO (input/output) bus;wherein a plurality of disks is coupled to the IO bus, wherein the plurality of disks comprises a first disk, a second disk, and a third disk;transfer, by the flash controller, the first data stripe in the first flash memory device to the first disk;transfer, by the flash controller, the second data stripe in the second flash memory device to the second disk; andtransfer, by the flash controller, the parity of the data in the third flash memory device to the third disk.
  • 26. The article of manufacture of claim 25, wherein the RAID controller comprises an XOR engine that is used during one or more parity calculations, a RAID cache that serves as a temporary data storage during one or more parity calculations, and a mapping table for address translation of the write and read commands received from the host.
CROSS-REFERENCE(S) TO RELATED APPLICATIONS

This application claims the benefit of and priority to U.S. Provisional Application 61/801,111, filed 15 Mar. 2013. This U.S. Provisional Application 61/801,111 is hereby fully incorporated herein by reference. This application relates to U.S. Utility application Ser. No. 14/217,316, “Flash Array RAID in Flash Electronic Disks” which is hereby fully incorporated herein by reference and U.S. Utility application Ser. No. 14/217,291, “Direct Memory Access Controller with RAID Hardware Assist” which is hereby fully incorporated herein by reference.

US Referenced Citations (321)
Number Name Date Kind
4402040 Evett Aug 1983 A
4403283 Myntii et al. Sep 1983 A
4752871 Sparks Jun 1988 A
4967344 Scavezze et al. Oct 1990 A
5111058 Martin May 1992 A
RE34100 Hartness Oct 1992 E
5222046 Kreifels et al. Jun 1993 A
5297148 Harari et al. Mar 1994 A
5339404 Vandling, III Aug 1994 A
5341339 Wells Aug 1994 A
5371709 Fisher et al. Dec 1994 A
5379401 Robinson et al. Jan 1995 A
5388083 Assar et al. Feb 1995 A
5396468 Harari et al. Mar 1995 A
5406529 Asano Apr 1995 A
5432748 Hsu et al. Jul 1995 A
5448577 Wells et al. Sep 1995 A
5459850 Clay et al. Oct 1995 A
5479638 Assar et al. Dec 1995 A
5485595 Assar et al. Jan 1996 A
5488711 Hewitt et al. Jan 1996 A
5500826 Hsu et al. Mar 1996 A
5509134 Fandrich et al. Apr 1996 A
5513138 Manabe et al. Apr 1996 A
5524231 Brown Jun 1996 A
5530828 Kaki et al. Jun 1996 A
5535328 Harari et al. Jul 1996 A
5535356 Kim et al. Jul 1996 A
5542042 Manson Jul 1996 A
5542082 Solhjell Jul 1996 A
5548741 Watanabe Aug 1996 A
5559956 Sukegawa Sep 1996 A
5568423 Jou et al. Oct 1996 A
5568439 Harari Oct 1996 A
5572466 Sukegawa Nov 1996 A
5594883 Pricer Jan 1997 A
5602987 Harari et al. Feb 1997 A
5603001 Sukegawa et al. Feb 1997 A
5606529 Honma et al. Feb 1997 A
5606532 Lambrache et al. Feb 1997 A
5619470 Fukumoto Apr 1997 A
5627783 Miyauchi May 1997 A
5640349 Kakinuma et al. Jun 1997 A
5644784 Peek Jul 1997 A
5682509 Kabenjian Oct 1997 A
5737742 Achiwa et al. Apr 1998 A
5787466 Berliner Jul 1998 A
5796182 Martin Aug 1998 A
5799200 Brant et al. Aug 1998 A
5802554 Caceres et al. Sep 1998 A
5819307 Iwamoto et al. Oct 1998 A
5822251 Bruce et al. Oct 1998 A
5864653 Tavallaei et al. Jan 1999 A
5875351 Riley Feb 1999 A
5881264 Kurosawa Mar 1999 A
5913215 Rubinstein et al. Jun 1999 A
5918033 Heeb et al. Jun 1999 A
5943421 Grabon Aug 1999 A
5956743 Bruce et al. Sep 1999 A
5987621 Duso Nov 1999 A
6000006 Bruce et al. Dec 1999 A
6014709 Gulick et al. Jan 2000 A
6076137 Asnaashari Jun 2000 A
6098119 Surugucchi et al. Aug 2000 A
6128303 Bergantino Oct 2000 A
6138200 Ogilvie Oct 2000 A
6138247 McKay et al. Oct 2000 A
6215875 Nohda Apr 2001 B1
6230269 Spies et al. May 2001 B1
6298071 Taylor et al. Oct 2001 B1
6341342 Thompson et al. Jan 2002 B1
6363441 Beniz et al. Mar 2002 B1
6363444 Platko et al. Mar 2002 B1
6397267 Chong, Jr. May 2002 B1
6404772 Beach et al. Jun 2002 B1
6496939 Portman et al. Dec 2002 B2
6526506 Lewis Feb 2003 B1
6529416 Bruce et al. Mar 2003 B2
6557095 Henstrom Apr 2003 B1
6574142 Gelke Jun 2003 B2
6678754 Soulier Jan 2004 B1
6728840 Shatil Apr 2004 B1
6744635 Portman et al. Jun 2004 B2
6785746 Mahmoud et al. Aug 2004 B1
6757845 Bruce Dec 2004 B2
6857076 Klein Feb 2005 B1
6901499 Aasheim et al. May 2005 B2
6922391 King et al. Jul 2005 B1
6961805 Lakhani et al. Nov 2005 B2
6970446 Krischar et al. Nov 2005 B2
6970890 Bruce et al. Nov 2005 B1
6980795 Hermann et al. Dec 2005 B1
7103684 Chen et al. Sep 2006 B2
7174438 Homma et al. Feb 2007 B2
7194766 Noehring et al. Mar 2007 B2
7263006 Aritome Aug 2007 B2
7283629 Kaler et al. Oct 2007 B2
7305548 Pierce et al. Dec 2007 B2
7330954 Nangle Feb 2008 B2
7372962 Fujimoto et al. Jun 2008 B2
7386662 Kekre et al. Jun 2008 B1
7412631 Uddenberg et al. Aug 2008 B2
7415549 Vemula et al. Aug 2008 B2
7424553 Borrelli et al. Sep 2008 B1
7430650 Ross Sep 2008 B1
7474926 Carr et al. Jan 2009 B1
7490177 Kao Feb 2009 B2
7500063 Zohar et al. Mar 2009 B2
7506098 Arcedera et al. Mar 2009 B2
7613876 Bruce et al. Nov 2009 B2
7620748 Bruce et al. Nov 2009 B1
7624239 Bennett et al. Nov 2009 B2
7636801 Kekre et al. Dec 2009 B1
7660941 Lee et al. Feb 2010 B2
7668925 Liao et al. Feb 2010 B1
7676640 Chow Mar 2010 B2
7681188 Tirumalai et al. Mar 2010 B1
7716389 Bruce et al. May 2010 B1
7719287 Marks et al. May 2010 B2
7729730 Orcine et al. Jun 2010 B2
7743202 Tsai et al. Jun 2010 B2
7765359 Kang et al. Jul 2010 B2
7877639 Hoang Jan 2011 B2
7913073 Choi Mar 2011 B2
7921237 Holland et al. Apr 2011 B1
7934052 Prins et al. Apr 2011 B2
7958295 Liao et al. Jun 2011 B1
8010740 Arcedera et al. Oct 2011 B2
8032700 Bruce et al. Oct 2011 B2
8156279 Tanaka et al. Apr 2012 B2
8156320 Borras Apr 2012 B2
8161223 Chamseddine et al. Apr 2012 B1
8165301 Bruce et al. Apr 2012 B1
8200879 Falik et al. Jun 2012 B1
8219719 Parry et al. Jul 2012 B1
8341300 Karamcheti Dec 2012 B1
8341311 Szewerenko et al. Dec 2012 B1
8375257 Hong et al. Feb 2013 B2
8447908 Bruce et al. Apr 2013 B2
8489914 Cagno Jul 2013 B2
8510631 Wu et al. Aug 2013 B2
8560804 Bruce et al. Oct 2013 B2
8707134 Takahashi et al. Apr 2014 B2
8713417 Jo Apr 2014 B2
8788725 Bruce et al. Jul 2014 B2
8832371 Uehara et al. Sep 2014 B2
8856392 Myrah et al. Oct 2014 B2
8959307 Bruce et al. Feb 2015 B1
9043669 Bruce et al. May 2015 B1
9099187 Bruce et al. Aug 2015 B2
9135190 Bruce et al. Sep 2015 B1
9147500 Kim et al. Sep 2015 B2
9158661 Blaine et al. Oct 2015 B2
9201790 Keeler Dec 2015 B2
9400617 Ponce et al. Jul 2016 B2
20010010066 Chin et al. Jul 2001 A1
20020011607 Gelke et al. Jan 2002 A1
20020013880 Gappisch et al. Jan 2002 A1
20020044486 Chan et al. Apr 2002 A1
20020073324 Hsu et al. Jun 2002 A1
20020083262 Fukuzumi Jun 2002 A1
20020083264 Coulson Jun 2002 A1
20020141244 Bruce et al. Oct 2002 A1
20030023817 Rowlands et al. Jan 2003 A1
20030065836 Pecone Apr 2003 A1
20030097248 Terashima et al. May 2003 A1
20030120864 Lee et al. Jun 2003 A1
20030126451 Gorobets Jul 2003 A1
20030131201 Khare et al. Jul 2003 A1
20030161355 Falcomato et al. Aug 2003 A1
20030163624 Matsui et al. Aug 2003 A1
20030163647 Cameron et al. Aug 2003 A1
20030163649 Kapur et al. Aug 2003 A1
20030182576 Morlang et al. Sep 2003 A1
20030204675 Dover et al. Oct 2003 A1
20030223585 Tardo et al. Dec 2003 A1
20040073721 Goff et al. Apr 2004 A1
20040078632 Infante et al. Apr 2004 A1
20040128553 Buer et al. Jul 2004 A1
20040215868 Solomon et al. Oct 2004 A1
20050050245 Miller et al. Mar 2005 A1
20050055481 Chou et al. Mar 2005 A1
20050078016 Neff Apr 2005 A1
20050097368 Peinado et al. May 2005 A1
20050120146 Chen et al. Jun 2005 A1
20050210149 Kimball Sep 2005 A1
20050210159 Voorhees et al. Sep 2005 A1
20050226407 Kasuya et al. Oct 2005 A1
20050240707 Hayashi et al. Oct 2005 A1
20050243610 Guha et al. Nov 2005 A1
20050289361 Sutardja Dec 2005 A1
20060004957 Hand, III Jan 2006 A1
20060026329 Yu Feb 2006 A1
20060031450 Unrau et al. Feb 2006 A1
20060039406 Day et al. Feb 2006 A1
20060095709 Achiwa May 2006 A1
20060112251 Karr et al. May 2006 A1
20060129876 Uemura Jun 2006 A1
20060184723 Sinclair et al. Aug 2006 A1
20070019573 Nishimura Jan 2007 A1
20070028040 Sinclair Feb 2007 A1
20070058478 Murayama Mar 2007 A1
20070073922 Go et al. Mar 2007 A1
20070083680 King et al. Apr 2007 A1
20070088864 Foster Apr 2007 A1
20070093124 Varney et al. Apr 2007 A1
20070094450 VanderWiel Apr 2007 A1
20070096785 Maeda May 2007 A1
20070121499 Pal et al. May 2007 A1
20070130439 Andersson et al. Jun 2007 A1
20070159885 Gorobets Jul 2007 A1
20070168754 Zohar et al. Jul 2007 A1
20070174493 Irish et al. Jul 2007 A1
20070174506 Tsuruta Jul 2007 A1
20070195957 Arulambalam et al. Aug 2007 A1
20070288686 Arcedera et al. Dec 2007 A1
20070288692 Bruce et al. Dec 2007 A1
20070294572 Kalwitz et al. Dec 2007 A1
20080052456 Ash Feb 2008 A1
20080052585 LaBerge et al. Feb 2008 A1
20080072031 Choi Mar 2008 A1
20080104264 Duerk et al. May 2008 A1
20080147963 Tsai Jun 2008 A1
20080189466 Hemmi Aug 2008 A1
20080195800 Lee et al. Aug 2008 A1
20080218230 Shim Sep 2008 A1
20080228959 Wang Sep 2008 A1
20090028229 Cagno et al. Jan 2009 A1
20090037565 Andresen et al. Feb 2009 A1
20090055573 Ito Feb 2009 A1
20090077306 Arcedera et al. Mar 2009 A1
20090083022 Bin Mohd Nordin et al. Mar 2009 A1
20090094411 Que Apr 2009 A1
20090132620 Arakawa May 2009 A1
20090132752 Poo et al. May 2009 A1
20090150643 Jones et al. Jun 2009 A1
20090158085 Kern et al. Jun 2009 A1
20090172250 Allen et al. Jul 2009 A1
20090172261 Prins et al. Jul 2009 A1
20090172466 Royer et al. Jul 2009 A1
20090240873 Yu et al. Sep 2009 A1
20100058045 Borras et al. Mar 2010 A1
20100095053 Bruce et al. Apr 2010 A1
20100125695 Wu May 2010 A1
20100250806 Devilla et al. Sep 2010 A1
20100268904 Sheffield et al. Oct 2010 A1
20100299538 Miller Nov 2010 A1
20100318706 Kobayashi Dec 2010 A1
20110022778 Schibilla et al. Jan 2011 A1
20110022801 Flynn Jan 2011 A1
20110087833 Jones Apr 2011 A1
20110093648 Belluomini et al. Apr 2011 A1
20110113186 Bruce et al. May 2011 A1
20110145479 Talagala et al. Jun 2011 A1
20110161568 Bruce et al. Jun 2011 A1
20110167204 Estakhri et al. Jul 2011 A1
20110173383 Gorobets Jul 2011 A1
20110197011 Suzuki et al. Aug 2011 A1
20110202709 Rychlik Aug 2011 A1
20110208901 Kim et al. Aug 2011 A1
20110208914 Winokur et al. Aug 2011 A1
20110258405 Asaki Oct 2011 A1
20110264884 Kim Oct 2011 A1
20110264949 Ikeuchi Oct 2011 A1
20110270979 Schlansker et al. Nov 2011 A1
20120005405 Wu et al. Jan 2012 A1
20120005410 Ikeuchi Jan 2012 A1
20120017037 Riddle et al. Jan 2012 A1
20120102263 Aswadhati Apr 2012 A1
20120102268 Smith et al. Apr 2012 A1
20120137050 Wang et al. May 2012 A1
20120173795 Schuette et al. Jul 2012 A1
20120215973 Cagno et al. Aug 2012 A1
20120249302 Szu Oct 2012 A1
20120260102 Zaks et al. Oct 2012 A1
20120271967 Hirschman Oct 2012 A1
20120303924 Ross Nov 2012 A1
20120311197 Larson et al. Dec 2012 A1
20130010058 Pomeroy Jan 2013 A1
20130094312 Jan et al. Apr 2013 A1
20130099838 Kim et al. Apr 2013 A1
20130111135 Bell, Jr. et al. May 2013 A1
20130206837 Szu Aug 2013 A1
20130208546 Kim et al. Aug 2013 A1
20130212337 Maruyama Aug 2013 A1
20130212349 Maruyama Aug 2013 A1
20130212425 Blaine et al. Aug 2013 A1
20130246694 Bruce et al. Sep 2013 A1
20130254435 Shapiro et al. Sep 2013 A1
20130262750 Yamasaki et al. Oct 2013 A1
20130282933 Jokinen et al. Oct 2013 A1
20130304775 Davis Nov 2013 A1
20130339578 Ohya Dec 2013 A1
20130339582 Olbrich et al. Dec 2013 A1
20130346672 Sengupta et al. Dec 2013 A1
20140068177 Ramprasad Mar 2014 A1
20140095803 Kim et al. Apr 2014 A1
20140104949 Bruce et al. Apr 2014 A1
20140108869 Brewerton et al. Apr 2014 A1
20140189203 Suzuki Jul 2014 A1
20140258788 Maruyama Sep 2014 A1
20140285211 Raffinan Sep 2014 A1
20140331034 Ponce et al. Nov 2014 A1
20150006766 Ponce et al. Jan 2015 A1
20150012690 Bruce et al. Jan 2015 A1
20150032937 Salessi Jan 2015 A1
20150032938 Salessi Jan 2015 A1
20150067243 Salessi et al. Mar 2015 A1
20150149697 Salessi et al. May 2015 A1
20150149706 Salessi et al. May 2015 A1
20150153962 Salessi et al. Jun 2015 A1
20150169021 Salessi et al. Jun 2015 A1
20150261456 Alcantara et al. Sep 2015 A1
20150261475 Alcantara et al. Sep 2015 A1
20150261797 Alcantara et al. Sep 2015 A1
20150370670 Lu Dec 2015 A1
20150371684 Mataya Dec 2015 A1
20150378932 Souri et al. Dec 2015 A1
20160026402 Alcantara et al. Jan 2016 A1
20160027521 Lu Jan 2016 A1
20160041596 Alcantara et al. Feb 2016 A1
Foreign Referenced Citations (8)
Number Date Country
2005142859 Jun 2005 JP
2005-309847 Nov 2005 JP
489308 Jun 2002 TW
200428219 Dec 2004 TW
436689 Dec 2005 TW
I420316 Dec 2013 TW
WO 9406210 Mar 1994 WO
WO 9838568 Sep 1998 WO
Non-Patent Literature Citations (108)
Entry
Office Action for U.S. Appl. No. 13/475,878, dated Jun. 23, 2014.
Office Action for U.S. Appl. No. 13/253,912 dated Jul. 16, 2014.
Office Action for U.S. Appl. No. 12/876,113 dated Jul. 11, 2014.
Office Action for U.S. Appl. No. 12/270,626 dated Feb. 3, 2012.
Office Action for U.S. Appl. No. 12/270,626 dated Apr. 4, 2011.
Office Action for U.S. Appl. No. 12/270,626 dated Mar. 15, 2013.
Notice of Allowance/Allowability for U.S. Appl. No. 12/270,626 dated Oct. 3, 2014.
Advisory Action for U.S. Appl. No. 12/876,113 dated Oct. 16, 2014.
Office Action for U.S. Appl. No. 14/297,628 dated Jul. 17, 2015.
Office Action for U.S. Appl. No. 13/475,878 dated Dec. 4, 2014.
USPTO Notice of Allowability & attachment(s) dated Jan. 7, 2013 for U.S. Appl. No. 12/876,247.
Office Action dated Sep. 14, 2012 for U.S. Appl. No. 12/876,247.
Office Action dated Feb. 1, 2012 for U.S. Appl. No. 12/876,247.
Notice of Allowance/Allowability dated Mar. 31, 2015 for U.S. Appl. No. 13/475,878.
Office Action dated May 22, 2015 for U.S. Appl. No. 13/253,912.
Office Action for U.S. Appl. No. 12/876,113 dated Mar. 13, 2014.
Advisory Action for U.S. Appl. No. 12/876,113 dated Sep. 6, 2013.
Office Action for U.S. Appl. No. 12/876,113 dated May 14, 2013.
Office Action for U.S. Appl. No. 12/876,113 dated Dec. 21, 2012.
Security Comes to SNMP: The New SNMPv3 Proposed Internet Standard, the Internet Protocol Journal, vol. 1, No. 3, Dec. 1998.
Notice of Allowability for U.S. Appl. No. 12/882,059 dated May 30, 2013.
Notice of Allowability for U.S. Appl. No. 12/882,059 dated Feb. 14, 2013.
Office Action for U.S. Appl. No. 12/882,059 dated May 11, 2012.
Notice of Allowability for U.S. Appl. No. 14/038,684 dated Aug. 1, 2014.
Office Action for U.S. Appl. No. 14/038,684 dated Mar. 17, 2014.
Notice of Allowance/Allowability for U.S. Appl. No. 13/890,229 dated Feb. 20, 2014.
Office Action for U.S. Appl. No. 13/890,229 dated Oct. 8, 2013.
Office Action for U.S. Appl. No. 12/876,113 dated Dec. 5, 2014.
Notice of Allowance/Allowabilty for U.S. Appl. No. 12/876,113 dated Jun. 22, 2015.
Office Action for U.S. Appl. No. 14/217,249 dated Apr. 23, 2015.
Office Action for U.S. Appl. No. 14/217,467 dated Apr. 27, 2015.
Office Action for U.S. Appl. No. 14/616,700 dated Apr. 30, 2015.
Office Action for U.S. Appl. No. 14/217,436 dated Sep. 11, 2015.
Office Action for U.S. Appl. No. 13/475,878 dated Jun. 23, 2014.
Office Action for U.S. Appl. No. 12/876,113 dated Oct. 16, 2014.
Notice of Allowance for U.S. Appl. No. 12/270,626 dated Oct. 3, 2014.
Office Action for U.S. Appl. No. 12/270,626 dated May 23, 2014.
Office Action for U.S. Appl. No. 12/270,626 dated Dec. 18, 2013.
Office Action for U.S. Appl. No. 12/270,626 dated Aug. 23, 2012.
Office Action dated Sep. 11, 2015 for U.S. Appl. No. 14/217,436.
Office Action dated Sep. 24, 2015 for U.S. Appl. No. 14/217,334.
Office Action dated Sep. 18, 2015 for Taiwanese Patent Application Office No. 102144165.
Office Action dated Sep. 29, 2015 for U.S. Appl. No. 14/217,316.
Office Action dated Sep. 28, 2015 for U.S. Appl. No. 14/689,045.
Office Action dated Dec. 5, 2014 for U.S. Appl. No. 14/038,684.
Office Action dated Oct. 8, 2015 for U.S. Appl. No. 14/217,291.
Final Office Action dated Nov. 19, 2015 for U.S. Appl. No. 14/217,249.
Final Office Action dated Nov. 18, 2015 for U.S. Appl. No. 14/217,467.
Office Action dated Nov. 25, 2015 for U.S. Appl. No. 14/217,041.
Office Action dated Oct. 5, 2015 for Taiwanese Application No. 103105076.
Office Action dated Nov. 19, 2015 for U.S. Appl. No. 14/217,249.
Office Action dated Nov. 18, 2015 for U.S. Appl. No. 14/217,467.
Office Action dated Dec. 4, 2015 for U.S. Appl. No. 14/616,700.
Office Action dated Jun. 4, 2015 for U.S. Appl. No. 14/215,414.
Office Action dated Dec. 15, 2015 for U.S. Appl. No. 13/253,912.
Office Action dated Dec. 17, 2015 for U.S. Appl. No. 14/214,216.
Office Action dated Dec. 17, 2015 for U.S. Appl. No. 14/215,414.
Office Action dated Dec. 17, 2015 for U.S. Appl. No. 14/803,107.
Office Action dated Jan. 15, 2016 for U.S. Appl. No. 14/866,946.
Office Action dated Jan. 11, 2016 for U.S. Appl. No. 14/217,399.
Office Action dated Jan. 15, 2016 for U.S. Appl. No. 14/216,937.
Notice of Allowance and Examiner-Initiated Interview Summary, dated Jan. 29, 2016 for U.S. Appl. No. 14/297,628.
Office Action for U.S. Appl. No. 14/855,245 dated Oct. 26, 2016.
Office Action for U.S. Appl. No. 14/217,249 dated Oct. 28, 2016.
Office Action for U.S. Appl.No. 14/217,399 dated Nov. 1, 2016.
Office Action for U.S. Appl. No. 14/217,291 dated Nov. 3, 2016.
Office Action for U.S. Appl. No. 15/217,947 dated Nov. 4, 2016.
Office Action for U.S. Appl. No. 14/216,627 dated Nov. 7, 2016.
Office Action for U.S. Appl. No. 14/689,019 dated Nov. 18, 2016.
Office Action for U.S. Appl. No. 14/684,399 dated Nov. 21, 2016.
Notice of Allowance for U.S. Appl. No. 14/689,045 dated Nov. 21, 2016.
Notice of Allowance for U.S. App. No. 14/217,334 dated Nov. 23, 2016.
Advisory Action for U.S. Appl. No. 14/690,305 dated Nov. 25, 2016.
Office Action for U.S. Appl. No. 14/216,937 dated Aug. 15, 2016.
Notice of Allowance for U.S. Appl. No. 14/217,096 dated Dec. 5, 2016.
Notice of Allowance for U.S. Appl. No. 14/217,161 dated Dec. 30, 2016.
Office Action for U.S. Appl. No. 14/866,946 dated Jan. 5, 2017.
Office Action for U.S. Appl. No. 14/688,209 dated Jan. 11, 2017.
Office Action for U.S. Appl. No. 14/690,243 dated Jan. 13, 2017.
Office Action for U.S. Appl. No. 15/232,801 dated Jan. 19, 2017.
National Science Fountation,Award Abstract #1548968, SBIR Phase I: SSD In-Situ Processing, http://www.nsf.gov/awardsearch/showAward?AWD—ID=1548968 printed on Feb. 13, 2016.
Design-Reuse, NxGn Data Emerges from Stealth Mode to provide a paradigm shift in enterprise storage solution, http://www.design-reuse.com/news/35111/nxgn-data-intelligent-solutions.html, printed on Feb. 13, 2016.
Office Action for U.S. Appl. No. 14/217,365 dated Feb. 18, 2016.
Office Action for U.S. Appl. No. 14/217,365 dated Mar. 2, 2016.
Office Action for U.S. Appl. No. 14/690,305 dated Feb. 25, 2016.
Office Action for U.S. Appl. No. 14/217,436 dated Feb. 25, 2016.
Office Action for U.S. Appl. No. 14/217,316 dated Feb. 26, 2016.
Office Action for U.S. Appl. No. 14/215,414 dated Mar. 1, 2016.
Office Action for U.S. Appl. No. 14/616,700 dated Mar. 8, 2016.
Office Action for U.S. Appl. No. 14/217,096 dated Jul. 12, 2016.
Notice of Allowance for U.S. Appl. No. 14/217,399 dated Jul. 20, 2016.
Office Action for U.S. Appl. No. 14/866,946 dated Jul. 29, 2016.
Notice of Allowance for U.S. Appl. No. 14/217,334 dated Jul. 29, 2016.
Office Action for U.S. Appl. No. 14/690,243 dated Aug. 11, 2016.
Office Action for U.S. Appl. No. 14/690,370 dated Aug. 12, 2016.
Working Draft American National Standard Project T10/1601-D Information Technology Serial Attached SCSI-1.1 (SAS-1.1), Mar. 13, 2004 Revision 4.
Office Action for U.S. Appl. No. 14/217,316 dated Aug. 25, 2016.
Office Action for U.S. Appl. No. 14/690,305 dated Aug. 26, 2016.
Advisory Action for U.S. Appl. No. 14/217,291 dated Sep. 9, 2016.
Advisory Action for U.S. Appl. No. 14/689,045 dated Sep. 16, 2016.
Notice of Allowance for U.S. Appl. No. 14/182,303 dated Sep. 12, 2016.
Advisory Action for U.S. Appl. No. 14/690,114 dated Sep. 12, 2016.
Notice of Allowance for U.S. Appl. No. 14/215,414 dated Sep. 23, 2016.
Advisory Action for U.S. Appl. No. 14/866,946 dated Oct. 13, 2016.
Office Action for U.S. Appl. No. 14/687,700 dated Sep. 26, 2016.
Office Action for U.S. Appl. No. 15/170,768 dated Oct. 6, 2016.
Notice of allowance/allowability for U.S. Appl. No. 14/217,365 dated Oct. 18, 2016.
Office Action for U.S. Appl. No. 14/616,700 dated Oct. 20, 2016.
Provisional Applications (1)
Number Date Country
61801111 Mar 2013 US