Flash memory card with enhanced operating mode detection and user-friendly interfacing system

Information

  • Patent Grant
  • 7421523
  • Patent Number
    7,421,523
  • Date Filed
    Thursday, December 1, 2005
    19 years ago
  • Date Issued
    Tuesday, September 2, 2008
    16 years ago
Abstract
An interfacing system facilitating user-friendly connectivity in a selected operating mode between a host computer system and a flash memory card. The interfacing system includes an interface device and a flash memory card. The interfacing system features significantly expanded operating mode detection capability within the flash memory card and marked reduction in the incorrect detection of the operating mode. The interface device includes a first end for coupling to the host computer and a second end for coupling to the flash memory card, while supporting communication in the selected operating mode which is also supported by the host computer system. The flash memory card utilizes a fifty pin connection to interface with the host computer system through the interface device. The fifty pin connection of the flash memory card can be used with different interface devices in a variety of configurations such as a universal serial mode, PCMCIA mode, and ATA IDE mode. Each of these modes of operation require different protocols.
Description
FIELD OF THE INVENTION

This invention relates to the field of flash memory cards and to the field of interfacing systems facilitating user-friendly connectivity between host computer systems and flash memory cards. More particularly, this invention relates to the field of flash memory cards capable of detecting the operating mode of the interface apparatus or host computer system's peripheral port to which the flash memory cards are coupled and of automatically configuring themselves to operate in the detected operating mode.


BACKGROUND OF THE INVENTION

The continual penetration of computer systems into additional markets has been fueled by the emphasis on cost effective user-friendly adaptations for the computer system and on minimizing the amount of resources the user expends configuring the computer system rather than productively utilizing the computer system. Concomitant with the explosion in the popularity of computer systems has seen the proliferation of available externally attachable/detachable peripheral devices for use with the computer system to meet the application demands of the user. One such peripheral is the flash memory card.


A flash memory card is a nonvolatile memory device with a compact housing that does not require a power source in order to retain its memory contents. A typical flash memory card stores charge on a floating gate to represent a first logic state of the binary state system, while the lack of stored charge represents a second logic state of the binary state system. Additionally, the typical flash memory card is capable of performing a write operation, a read operation, and an erase operation.


Flash memory cards can provide “plug and play” capability, low power consumption, portability, and high density storage. Flash memory cards are well suited for digital applications such as digital camera storage, digital audio applications, and wherever rewritable, digital data storage in a portable housing is needed.


The input/output terminal of the flash memory card is configured to observe one of the prevailing industry standards. This standard requires the input/output terminal to be a fifty pin connector. The flash memory card with its fifty pin connector is designed to fit within either a fifty pin flash socket or, with the addition of a passive adapter, a sixty-eight pin PCMCIA socket. However, most host computer systems do not have either the fifty pin flash socket or the sixty-eight pin PCMCIA socket. If a user wishes to utilize the flash memory card with the host computer system, the user must purchase an expensive PCMCIA socket to connect with the host computer system.


Another deficiency in the current flash memory card market is the inability of the flash memory card to be conveniently configured for operating in the universal serial bus mode, the PCMCIA mode, the ATA IDE mode, or any other protocol for coupling peripheral devices to host computer systems and accessing the peripheral devices. There is a need for a flash memory card that automatically detects and configures itself to the operating mode being utilized by the interface apparatus or host computer system's peripheral port to which the flash memory card is coupled.


The inventors previously proposed a flash memory card and interfacing system to address the current unavailability of automatically configurable flash memory cards. The invention relating to that flash memory card and interfacing system is disclosed in U.S. patent application Ser. No. 09/034,173, filed Mar. 2, 1998, entitled “Improved Compact Flash Memory Card and Interface”, Estakhri et al., and assigned to assignee of the present invention. That application is incorporated herein by reference.


The inventors' previous flash memory card and interfacing system is shown in FIG. 1A. The interfacing system 10 includes a flash memory card interface device 100 and a flash memory card 90 with a fifty pin connector. The flash memory card interface device 100 employs the universal serial bus architecture. The flash memory card interface device 100 includes the following components: a housing 20, a card slot 30, a cable 40, a cable connector 45, and a plug 50. The cable 40 is preferably a standard universal serial bus cable. The plug 50 is configured to easily couple with a universal serial bus port on a host computer system.



FIG. 1B illustrates a bottom cutaway view of the housing 20 in the flash memory card interface device 100. FIG. 1C illustrates a perspective cutaways view of the flash memory card interface device 100. A card receiver housing 130 is attached to the bottom plate 110. Additionally, a plurality of contact pins 160 are coupled to the card receiver housing 130, preferably, fifty contact pins. The card receiver housing 130 is configured to couple and hold the flash memory card 90 as the flash memory card 90 is inserted through the slot opening 30 in the housing 20 as shown in FIG. 1A. Further, the plurality of contact pins 160 are configured to electrically couple with the corresponding pins (not shown) on the flash memory card 90.


In operation, one end of flash memory card interface device 100 is coupled to a host computer system (not shown) via the plug 50 and the other end of the flash memory card interface device 100 is coupled to the flash memory card 90 via the card receiver housing 130, a fifty pin connection.


The inventors' previous flash memory card 90 detected the operating mode of the interface device 100 to which the previous flash memory card was coupled and configured itself to the appropriate operating mode by using an internal controller and a sensing means coupled to the internal controller. FIG. 2 illustrates a flowchart diagram which represents the procedure the internal controller of the previous flash memory card 90 could follow in detecting the operating mode of the interface device 100 to which the previous flash memory card 90 was coupled. The fundamental mechanism utilized by the internal controller for detecting the operating mode consists solely of sensing signals at the fifty pin connector of the previous flash memory card 90. At the fifty pin connector, the internal controller does not alter or add signals, but simply senses the signals.


The operating mode detection sequence begins with the previous flash memory card 90 being coupled to the flash memory card interface device 100, which is coupled to the host computer system, then proceeding to the BLOCK 200 routine of powering up the previous flash memory card 90. After the power up sequence in BLOCK 200, the signal at the HOE_pin terminal of the previous flash memory card 90 is sensed in BLOCK 210. If the signal at the HOE_pin terminal is a logic HIGH, then proceeding to BLOCK 220 the internal controller configures the previous flash memory card 90 into the PCMCIA mode. However, if the signal at the HOE_pin terminal is logic LOW, then proceeding to BLOCK 230 the signal at the HOSTRESET_pin terminal is sensed. If the signal at the HOSTRESET_pin terminal is logic LOW, then the operating mode detection sequence returns to BLOCK 230 and senses the signal at the HOSTRESET_pin terminal again. If the signal at the HOSTRESET_pin terminal remains logic LOW, then the operating mode detection sequence continues to loop back to BLOCK 230 until the HOSTRESET_pin terminal switches to logic HIGH. If the signal at the HOSTRESET_pin terminal is logic HIGH, then proceeding to BLOCK 240 the signals at pin terminals IOW_, IOR_, HCE1, and HCE2_ are sensed. If all of these signals are logic LOW, then proceeding to BLOCK 250 the internal controller configures the previous flash memory card 90 into the universal serial bus mode. If any of these signals are logic HIGH, then proceeding to BLOCK 260 the internal controller configures the previous flash memory card 90 into the ATA IDE mode.


Unfortunately, since the previous flash memory card 90 relies solely on sensing particular signals at particular pin terminals, the previous flash memory card 90 is limited as to the number of different operating modes it is capable of detecting. In addition, reliance on sensing a few pin terminals is susceptible to detecting an incorrect operating mode because a single missensed signal could cause the previous flash memory card 90 to be configured to the incorrect operating mode.


What is needed is a flash memory card capable of detecting a large number of different operating modes. What is further needed is a flash memory card capable of accurately and automatically detecting the operating mode of the interface device or host computer system's peripheral port to which the flash memory card is coupled and of configuring itself to the detected operating mode. What is further needed is an interfacing system which simplifies both the attachment to host computer systems and configuration of flash memory cards from the end-user perspective.


SUMMARY OF THE INVENTION

The present invention is a flash memory card interfacing system for connecting in a selected operating mode a flash memory card to a host computer system. The flash memory card interfacing system represents a low cost user friendly adaptation for coupling and configuring flash memory cards as peripheral devices to host computer systems while simplifying the end user's involvement in this coupling and configuration process. In addition to simplifying the connection of flash memory cards to host computer systems, the flash memory card interfacing system's key features include: significantly expanded operating mode detection capability within the flash memory card and marked reduction in the incorrect detection of operating modes.


The flash memory card interfacing system has an interface device and a flash memory card.


The flash memory card has a fifty pin connecting terminal for coupling to the computer system through the interface device. In addition, the flash memory card comprises: a flash memory module, a controller, an encoding circuitry, and a sensing circuitry.


The flash memory card is functionally ready to conduct data storage operations for the host computer system within a short period of being coupled to the computer system through the interface device. Attaining this quick operational readiness is achieved by having the flash memory card execute, immediately after initial communication with the interface device, a sequential procedure for identifying the selected operating mode of the interface device. After identifying the selected operating mode, the flash memory card automatically configures itself to the selected operating mode without receiving configuration data from an external source. Interface devices employing operating modes such as the universal serial bus mode, the PCMCIA mode, and the ATA IDE mode can functionally operate with the flash memory card. In addition, interface devices utilizing other protocols for attaching and accessing peripheral devices can also functionally operate with the flash memory card without much difficulty.


The expanded operating mode detection capability of the flash memory card, once coupled in a selected operating mode to the host computer system through the interface device, is accomplished by dedicating a plurality of signals originating from the host computer system to an encoding procedure formulated to identify an increased number of operating modes. By encoding the plurality of signals with a predetermined code and then sensing the applied predetermined code, the flash memory card can identify the selected operating mode by observing changes between the predetermined code applied to the plurality of signals and the code actually sensed from the plurality of signals. Since each operating mode is assigned a unique code, discrepancy between the predetermined code and the sensed code indicates the selected operating mode differs from the operating mode assigned to the predetermined code applied to the plurality of signals. The flash memory card applies a different predetermined code until the selected operating code is identified.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1A illustrates a perspective view of the preferred embodiment of the prior invention.



FIG. 1B illustrates a bottom cutaway view of the preferred embodiment of the prior invention.



FIG. 1C illustrates a perspective inside view of the preferred embodiment of the prior invention.



FIG. 2 shows a flowchart diagram of the preferred embodiment of the prior invention.



FIG. 3 illustrates a schematic block diagram of the preferred embodiment of the present invention coupled to a host computer system.



FIG. 4 shows a flowchart diagram of the preferred embodiment of the present invention.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The flash memory card interfacing system of the present invention simplifies from the end user's perspective the process of coupling and configuring in a selected operating mode a flash memory card to a host computer system as a peripheral device. This process of coupling and configuring the flash memory card is reduced to steps easily understandable to both the novice end user and the technically proficient end user. Initially, a first end of an interface device is coupled to the host computer system, while the flash memory card is coupled to a second end of the interface device. The flash memory card is then powered by the host computer system or a different power source. Finally, the flash memory card automatically detects the selected operating mode of the interface device and configures itself to function in the selected operating mode. The identification of the selected operating mode involves sequentially processing signals originating from the host computer system until the selected operating mode is identified. From the end user's perspective, the configuration of the flash memory card proceeds without the end user sending configuration instructions to the flash memory card or manipulating computer hardware settings.


A schematic block diagram of the preferred embodiment of the present invention coupled to a host computer system is illustrated in FIG. 3. This flash memory card interfacing system 300 includes an interface device 310 and a flash memory card 320.


The interface device 310 preferably includes a first end 314 and a second end 315. The first end 314 is configured for coupling to the host computer system 330. The second end 315 is configured for coupling to the flash memory card 320. In addition, for more efficient communication between the flash memory card 320 and the host computer system 330, the second end 315 is configured to support a fifty pin connection. The first end 314 and the second end 315 support communication in a selected operating mode which is also supported by the host computer system's peripheral port 335. Each selected operating mode is associated with a unique protocol for coupling and accessing peripheral devices. The interface device 310 can be implemented in a variety of protocols that are known to those skilled in the art. The protocols: universal serial bus, PCMCIA, and ATA IDE, are only a few examples of the available protocols for attaching and accessing peripheral devices to the host computer system 330. To maximize the low cost user-friendliness feature of the flash memory card interfacing system 300, the interface device 310 preferably employs the universal serial bus protocol. The universal serial bus protocol provides a fast bi-directional isochronous transfer of data between external peripheral devices and the host computer system 330 at very low cost.


In practice, the interface device 310 preferably couples to the host computer system 330 via the first end 314, while the second end 315 is coupled to the flash memory card 320. Eliminating and/or combining certain elements shown in the interface device 310 would be apparent to a person skilled in the art and would not depart from the scope of the present invention.


The flash memory card preferably includes a flash memory module 326, a controller 327, an encoding circuitry 328, and a sensing circuitry 329. The flash memory module 326 is capable of executing a write operation, a read operation, and an erase operation. The controller 327 is electrically coupled to the flash memory module 326. In addition, the controller 327 configures the flash memory card 320 to the selected operating mode of the interface device 310. The encoding circuitry 328 and the sensing circuitry 329 are electrically coupled to the controller 327. Both the encoding circuitry 328 and the sensing circuitry 329 perform the task of identifying the selected operating mode of the interface device 310. This identification circuitry can be physically formed on the flash memory card 320 or in an adapter module coupled between the flash memory card 320 and the second end 315 of the interface device 310.


The flash memory card 320 preferably includes a fifty pin connector end 325 as illustrated in FIG. 3. The fifty pins serve as input/output and control terminals for the flash memory card 320 and carry signals. However, the extent that a pin is utilized in communicating with the host computer system 330 depends on the selected operating mode to which the flash memory card 320 is configured. For example, in the ATA IDE operating mode, the pin terminals labelled HA0, HA1, and HA2 are actively transmitting signals from the host computer system 320, but the pin terminals labelled HA3, HA4, HA5, HA6, HA7, HA8, HA9, and HA10 are inactive. For identifying the selected operating mode, the flash memory card 320 implements a sequential procedure that utilizes the signals at inactive pins for detection of the selected operating mode. This sequential procedure allows the flash memory card 320 to accurately detect a large variety of operating modes and gives the flash memory card 320 the versatility to detect operating modes yet to be developed.



FIG. 4 illustrates a flowchart diagram which represents a sample sequence of steps the controller 327 of the flash memory card 320 executes in determining the selected operating mode of the interface device 310. The operating mode detection sequence begins with the flash memory card 320 being coupled to the interface device 310, which is coupled to the host computer system 330, then proceeding to the BLOCK 400 routine of powering up the flash memory card 320. After the power up sequence in BLOCK 400, the signal at the HOE_pin terminal of the flash memory card 320 is sensed in BLOCK 410. The signal at the HOE_pin terminal originates from the host computer system 330. If the signal at the HOE_pin terminal is a logic HIGH, then proceeding to BLOCK 420 the controller 327 configures the flash memory card 320 into the PCMCIA mode. However, if the signal at the HOE_pin terminal is a logic LOW, then proceeding to BLOCK 430 preencoded signals at pin terminals labelled HA3, HA4, HA5, HA6, HA7, HA8, HA9, and HA10 are encoded with a predetermined code which uniquely identifies all operating mode. The preencoded signals are encoded on the flash memory card 320. This encoding process transforms the preencoded signals into encoded signals. Continuing to BLOCK 440, the encoded signals are sensed. If the encoded signals retain the predetermined code, proceeding to BLOCK 450 the controller 327 configures the flash memory card 320 to the operating mode corresponding to the predetermined code. However, if the encoded signals do not retain the predetermined code, then the operating mode detection sequence proceeds to BLOCK 460 where the controller 327 configures the flash memory card 320 into the ATA EDE mode.


These specifically named operating modes are merely exemplary. The flash memory card 320 can be configured to automatically detect and operate in additional operating modes.


To facilitate the detection of the selected operating mode, the controller 327 preferably configures the flash memory card 320 into a preliminary operating mode before proceeding to the encoding sequence of BLOCK 430. Preferably, the preliminary operating mode is the ATA IDE mode. Configuring the flash memory card 320 into the preliminary operating mode assists the encoding process, but does not affect the operating mode detection procedure.


The predetermined code that uniquely identifies an operating mode is chosen such that to minimize the detection of an incorrect operating mode. Each predetermined code is different from every other predetermined code. The length of the predetermined code preferably corresponds to the number of signals that are scheduled for encoding. The controller 327 of the flash memory card 320 is preferably programmed with the finite set of predetermined codes. Alternatively, the finite set of predetermined codes can be programmed in an adapter module coupled between the flash memory card 320 and the second end 315 of the interface device 310.


Although the preferred embodiment employs signals at pin terminals labelled HA3, HA4, HA5, JHA6, HA7, HA8, HA9, and HA10 of the ATA IDE operating mode for encoding purposes, employing different signals at different pin terminals of a variety of other operating modes would not depart from the spirit and scope of the present invention. Additionally, reducing or enlarging the number of signals utilized for detecting the operating mode would not depart from the spirit and scope of the present invention.


The present invention has been described in terms of specific embodiments incorporating details to facilitate the understanding of the principles of construction and operation of the invention. Such reference herein to specific embodiments and details thereof is not intended to limit the scope of the claims appended hereto. It will be apparent to those skilled in the art that modifications may be made in the embodiments chosen for illustration without departing from the spirit and scope of the invention.


Specifically, it will be apparent to one of ordinary skill in the art that the device of the present invention could be implemented in several different ways and the apparatus disclosed above is only illustrative of the preferred embodiment of the invention and is in no way a limitation. For instance, the flash memory card interfacing system could be implemented with a variety of peripheral devices other than the flash memory card.

Claims
  • 1. A flash memory card interfacing system for detachably coupling to a host computer system, the flash memory card interfacing system also configured for performing data storage and control operations, the flash memory card interfacing system comprising: a device for connecting a flash memory card to a USB port, such that the flash memory card automatically operates as a removable data storage for the host computer system, wherein the flash memory card interfacing system is configured to encode a plurality of communication terminals with a predetermined code of signals, to sense the signals on the plurality of communication terminals, to place the flash memory card in a first operating mode if the sensed signals retain the predetermined code, and to place the flash memory card in a second operating mode if the sensed signals do not retain the predetermined code.
  • 2. The flash memory card interfacing system of claim 1, wherein the flash memory card is powered by the host computer system.
  • 3. A flash memory card interfacing system for coupling a flash memory card to a USB bus, the flash memory card interfacing system comprising: a. a flash memory module for executing a write operation, a read operation, and an erase operation;b. an interface device for coupling the flash memory card to a USB port;c. a USB connector for connecting to the USB bus, sending and receiving signals, and coupling the interface device to the flash memory card;d. a flash controller coupled to the flash memory module and the USB connector, the flash controller controlling the USB connector and configuring the flash memory card to a selected operating mode of the interface device; ande. flash interface circuitry coupled to the flash controller;wherein the flash controller is configured to encode a plurality of communication terminals with a predetermined code of signals, to sense the signals on the plurality of communication terminals, to place the flash memory card in a first operating mode if the sensed signals retain the predetermined code, and to place the flash memory card in a second operating mode if the sensed signals do not retain the predetermined code.
  • 4. The flash memory card interfacing system of claim 3, wherein the flash interface circuitry is mounted on the flash memory card.
  • 5. The flash memory card interfacing system of claim 3, wherein the flash memory card is powered by a host computer system.
  • 6. A flash memory card interfacing system for detachably coupling to a host computer system, the flash memory card interfacing system also configured for performing data storage and control operations, the flash memory card interfacing system comprising: a device for connecting a flash memory card to a USB port, such that the flash memory card automatically configures itself to cooperatively operate in a selected operating mode through the device by encoding a plurality of communication terminals with a predetermined code of signals, sensing the signals on the plurality of communication terminals, and selecting the operating mode based on whether the sensed signals retain the predetermined code.
  • 7. The flash memory card interfacing system of claim 6, wherein the selected operating mode is a universal serial bus mode.
  • 8. The flash memory card interfacing system of claim 6, further comprising a fifty pin connector end configured to couple to the device.
  • 9. The flash memory card interfacing system of claim 6, further comprising a sixty-eight pin connector end configured to couple to the device.
  • 10. The flash memory card interfacing system of claim 6, wherein the flash memory card is powered by the host computer system.
RELATED APPLICATION

This application is a continuation of U.S. patent application Ser. No. 10/647,084, the contents of which are hereby incorporated by reference, filed Aug. 21, 2003 now U.S. Pat. No. 7,111,085, entitled “Flash Memory Card with Enhanced Operating Mode Detection and User-friendly Interfacing System,” which is a continuation of U.S. patent application Ser. No. 09/940,972, the contents of which are hereby incorporated by reference, filed Aug. 28, 2001, entitled “Flash Memory Card With Enhanced Operating Mode Detection and User-Friendly Interfacing System”, Estakhri et. al., now issued as U.S. Pat. No. 6,721,819, which is a divisional of commonly owned U.S. patent application Ser. No. 09/234,430, the contents of which are hereby incorporated by reference, filed Jan. 20, 1999, entitled “System For Configuring a Flash Memory Card With Enhanced Operating Mode Detection and User-Friendly Interfacing System”, Estakhri et. al, now issued as U.S. Pat. No. 6,385,667, which is a continuation-in-part of commonly owned U.S. patent application Ser. No. 09/034,173, filed Mar. 2, 1998, entitled “Improved Compact Flash Memory Card and Interface”, Estakhri et al., now issued as Pat. No. 6,182,162, all of which are incorporated by reference.

US Referenced Citations (143)
Number Name Date Kind
4701841 Goodrich et al. Oct 1987 A
4907162 Fougere Mar 1990 A
4979173 Geldman et al. Dec 1990 A
5140595 Geldman et al. Aug 1992 A
5317505 Karabed et al. May 1994 A
5329491 Brown et al. Jul 1994 A
5361005 Slattery et al. Nov 1994 A
5388083 Assar et al. Feb 1995 A
5430859 Norman et al. Jul 1995 A
5455721 Nemazie et al. Oct 1995 A
5465235 Miyamoto Nov 1995 A
5477103 Romano et al. Dec 1995 A
5479638 Assar et al. Dec 1995 A
5485595 Assar et al. Jan 1996 A
5495422 Olson Feb 1996 A
5523724 Assar et al. Jun 1996 A
5523979 Nemazie Jun 1996 A
5524362 Quandt et al. Jun 1996 A
5576910 Romano et al. Nov 1996 A
5579502 Konishi et al. Nov 1996 A
5586306 Romano et al. Dec 1996 A
5594874 Narayanan et al. Jan 1997 A
5596526 Assar et al. Jan 1997 A
5604880 Dipert Feb 1997 A
5606660 Estakhri et al. Feb 1997 A
5630170 Koizumi et al. May 1997 A
5678056 Nakamura Oct 1997 A
5696775 Nemazie et al. Dec 1997 A
5715423 Levy Feb 1998 A
5737742 Achiwa et al. Apr 1998 A
5740358 Geldman et al. Apr 1998 A
5754890 Holmdahl et al. May 1998 A
5768043 Nemazie et al. Jun 1998 A
5815426 Jigour et al. Sep 1998 A
5818350 Estakhri et al. Oct 1998 A
5818781 Estakhri et al. Oct 1998 A
5822245 Gupta et al. Oct 1998 A
5835935 Estakhri et al. Nov 1998 A
5838614 Estakhri et al. Nov 1998 A
5845313 Estakhri et al. Dec 1998 A
5848438 Nemazie et al. Dec 1998 A
5864568 Nemazie Jan 1999 A
5867428 Ishii et al. Feb 1999 A
5877975 Jigour et al. Mar 1999 A
5881252 Sahgal et al. Mar 1999 A
5889959 Whittaker et al. Mar 1999 A
5905993 Shinohara May 1999 A
5907856 Estakhri et al. May 1999 A
5909596 Mizuta Jun 1999 A
5920197 Price et al. Jul 1999 A
5920731 Pletl et al. Jul 1999 A
5922055 Shahar et al. Jul 1999 A
5924113 Estakhri et al. Jul 1999 A
5928347 Jones Jul 1999 A
5928370 Asnaashari Jul 1999 A
5930815 Estakhri et al. Jul 1999 A
5933026 Larsen et al. Aug 1999 A
5946714 Miyauchi Aug 1999 A
5953737 Estakhri et al. Sep 1999 A
5966720 Itoh et al. Oct 1999 A
6012103 Sartore et al. Jan 2000 A
6018265 Keshtbod Jan 2000 A
6025966 Nemazie et al. Feb 2000 A
6026293 Osborn Feb 2000 A
6034897 Estakhri et al. Mar 2000 A
6038400 Bell et al. Mar 2000 A
6040997 Estakhri Mar 2000 A
6041001 Estakhri Mar 2000 A
6044428 Rayabhari Mar 2000 A
6062480 Evoy May 2000 A
6073205 Thomson Jun 2000 A
6076137 Asnaashari Jun 2000 A
6081878 Estakhri et al. Jun 2000 A
6084483 Keshtbod Jul 2000 A
6088755 Kobayashi et al. Jul 2000 A
6115785 Estakhri et al. Sep 2000 A
6122195 Estakhri et al. Sep 2000 A
6125409 Le Roux Sep 2000 A
6125435 Estakhri et al. Sep 2000 A
6128695 Estakhri et al. Oct 2000 A
6134151 Estakhri et al. Oct 2000 A
6137710 Iwasaki et al. Oct 2000 A
6138180 Zegelin Oct 2000 A
6141249 Estakhri et al. Oct 2000 A
6144607 Sassa Nov 2000 A
6145037 Sakakibara Nov 2000 A
6145046 Jones Nov 2000 A
6145051 Estakhri et al. Nov 2000 A
6148354 Ban et al. Nov 2000 A
6151247 Estakhri et al. Nov 2000 A
6154788 Robinson et al. Nov 2000 A
6157559 Yoo Dec 2000 A
6157974 Gasparik Dec 2000 A
6172906 Estakhri et al. Jan 2001 B1
6173314 Kurashima et al. Jan 2001 B1
6175770 Bladow Jan 2001 B1
6182162 Estakhri et al. Jan 2001 B1
6199122 Kobayashi Mar 2001 B1
6202138 Estakhri et al. Mar 2001 B1
6223308 Estakhri et al. Apr 2001 B1
6230234 Estakhri et al. May 2001 B1
6262918 Estakhri et al. Jul 2001 B1
6266720 Kakinoki Jul 2001 B1
6282624 Kimura et al. Aug 2001 B1
6314480 Nemazie et al. Nov 2001 B1
6327639 Asnaashari Dec 2001 B1
6339831 Sugawara et al. Jan 2002 B1
6360220 Forin Mar 2002 B1
6374337 Estakhri Apr 2002 B1
6385667 Estakhri et al. May 2002 B1
6393513 Estakhri et al. May 2002 B2
6397314 Estakhri et al. May 2002 B1
6404246 Estakhri et al. Jun 2002 B1
6411546 Estakhri et al. Jun 2002 B1
6418501 Gama et al. Jul 2002 B1
6426893 Conley et al. Jul 2002 B1
6434648 Assour et al. Aug 2002 B1
6434660 Lambert et al. Aug 2002 B1
6438638 Jones et al. Aug 2002 B1
6442625 Robinson et al. Aug 2002 B1
6446177 Tanaka et al. Sep 2002 B1
6457071 Thorland et al. Sep 2002 B1
6460094 Hanson et al. Oct 2002 B1
6462986 Khan Oct 2002 B1
6484216 Zegelin Nov 2002 B1
6490649 Sinclair Dec 2002 B2
6546482 Magro et al. Apr 2003 B1
6567875 Williams et al. May 2003 B1
6587382 Estakhri et al. Jul 2003 B1
6603509 Haruki Aug 2003 B1
6612498 Lipponen et al. Sep 2003 B1
6625713 Iida et al. Sep 2003 B2
6625790 Casebolt et al. Sep 2003 B1
6628552 Larsen et al. Sep 2003 B1
6633933 Smith et al. Oct 2003 B1
6654841 Lin Nov 2003 B2
6658497 Kawasaki et al. Dec 2003 B1
6658516 Yao Dec 2003 B2
6687814 Duppong Feb 2004 B1
6697886 Muraki et al. Feb 2004 B1
6757842 Harari et al. Jun 2004 B2
6772274 Estakhri Aug 2004 B1
20020147882 Pua et al. Oct 2002 A1
Foreign Referenced Citations (14)
Number Date Country
0 883 083 Jun 1998 EP
63-155248 Jun 1988 JP
64-076316 Mar 1989 JP
5-46461 Feb 1993 JP
5-233426 Sep 1993 JP
5-282883 Oct 1993 JP
7-122092 May 1995 JP
9-16732 Jan 1997 JP
9-147581 Jun 1997 JP
10-79197 Mar 1998 JP
10-334206 Dec 1998 JP
2000-181805 Jun 2000 JP
2001-266098 Sep 2001 JP
WO 0223357 Mar 2002 WO
Related Publications (1)
Number Date Country
20060085578 A1 Apr 2006 US
Divisions (1)
Number Date Country
Parent 09234430 Jan 1999 US
Child 09940972 US
Continuations (2)
Number Date Country
Parent 10647084 Aug 2003 US
Child 11292496 US
Parent 09940972 Aug 2001 US
Child 10647084 US
Continuation in Parts (1)
Number Date Country
Parent 09034173 Mar 1998 US
Child 09234430 US