The present application claims the priority to Chinese Patent Application No. 201610871383.9, titled “ARRAY SUBSTRATE AND DISPLAY PANEL”, filed on Sep. 29, 2016 with the State Intellectual Property Office of the PRC, which is incorporated herein by reference in its entirety.
The present disclosure relates to the field of display technology, and in particular to an array substrate and a display panel including the array substrate.
With the development of the display technology, a flexible display panel has been widely applied. The flexible display panel in the conventional technology includes a flexible substrate and an inorganic layer such as a buffer layer on one side of the flexible substrate, a TFT and a light-emitting element. Specifically, the inorganic layer is bent accordingly when the flexible display panel is bent, thereby resulting in stress defect, and affecting normal operation of the TFT and the light-emitting element.
In order to solve the problem described above, an array substrate and a display panel including the array substrate are provided according to the embodiments of the present disclosure, to solve the problem that the normal operation of the TFT and the light-emitting element are affected when the display panel is bent.
In order to solve the problem described above, the embodiments in accordance with the present disclosure provide technical solutions as follows.
An array substrate is provided, which includes a flexible substrate, a thin film transistor, a first metal layer, a second metal layer and a stacked structure. The thin film transistor is arranged on a first side of the flexible substrate, the thin film transistor includes a source, a drain, a channel and a gate. The gate of the thin film transistor is insulated from the source, the channel and the drain. The first metal layer includes gate lines electrically connected with the gates. The second metal layer is arranged on a side of the thin film transistors away from the flexible substrate. The second metal layer includes multiple metal lines, and the multiple metal lines includes data lines. The data lines are electrically connected with the source or the drain and intersect with the gate lines in an insulative manner to define multiple display pixels, the data lines are configured to provide a data signal to the display pixels. And the stacked structure is arranged on the first side of the flexible substrate and covering a surface of the first side of the flexible substrate, the stacked structure includes multiple inorganic layers, the multiple inorganic layers include one or more buffer layers arranged between the flexible substrate and the thin film transistor, one or more gate insulating layers arranged between a channel area and the gate, and a first isolating layer arranged between the thin film transistor and the second metal layer. At least one inorganic layer of the multiple inorganic layers has multiple openings at a position corresponding to a display area.
A flexible display panel is provided, which includes the array substrate described above.
Compared with the conventional technology, the technical solutions described above have advantages as follows.
In the array substrate provided according to the embodiment of the present disclosure, at least one inorganic layer of the multiple inorganic layers has multiple openings at a position corresponding to a display area, so as to reduce stress accumulation in the stacked structure when the array substrate is bent, and release a part of stress by the openings, thereby solving a problem that the normal operation of the TFT and the light-emitting element is affected when the display panel including the array substrate is bent. The surface of the first side of the flexible substrate is completely covered by the stacked structure. That is, any position on the surface of the flexible substrate is covered by the stacked structure, and no exposed area exists, so as to isolate the flexible substrate from water and oxygen in the external environment with the stacked structure, and avoid the display panel including the array substrate from being unable to operate normally since that water and oxygen in the external environment enters into the display area of the display panel.
In order to more clearly illustrate the technical solution in the embodiments of the present disclosure or in the conventional technology, drawings required in the description of the embodiments or the conventional technology are introduced simply below. Apparently, the drawings in the following description show some embodiments of the disclosure. For those skilled in the art, other drawings can also be obtained according to the drawings without any creative work.
Hereinafter, the technical solutions in the embodiments described in the present disclosure will be described clearly and completely in conjunction with the drawings in the embodiments described in the present disclosure. Apparently, the described embodiments are only a part of embodiments that can be achieved in accordance with the present disclosure, rather than all the embodiments. All the other embodiments obtained by those skilled in the art based on the embodiments described in the present disclosure without creative work will fall within the scope of protection of the present disclosure.
Specific details are described in the following description, so that the present disclosure can be understood fully. However, the present disclosure may also be embodied in other ways, and similar extension can be made by those skilled in the art without departing from intension of the present disclosure. Therefore, the present disclosure is not limited to the specific embodiments described below.
An array substrate is provided according to an embodiment in accordance with the present disclosure, as shown in
Specifically, the array substrate includes: a flexible substrate 10, a thin film transistor 20, a first metal layer 30, a second metal layer 40 and a stacked structure 70. The thin film transistor 20 is arranged on a first side of the flexible substrate 10, where the thin film transistor 20 includes a source s, a drain d, a channel and a gate g. The gate g is insulated from the source s, the channel and the drain d, the channel is arranged between the source s and the drain d. The first metal layer 30 includes gate lines electrically connected with the gates g. The second metal layer 40 is arranged on a side of the thin film transistor 20 away from the flexible substrate 10, where the second metal layer 40 includes multiple metal lines, and the multiple metal lines includes data lines, the data lines are electrically connected with the source s or the drain d, the data lines intersect with the gate lines in an insulative manner to define multiple display pixels 50, the data lines are configured to provide a data signal to the display pixels 50. The stacked structure 70 is arranged on the first side of the flexible substrate 10 and covering a surface of the first side of the flexible substrate 10, where the stacked structure 70 includes multiple inorganic layers, where the multiple inorganic layers include one or more buffer layers 71 arranged between the flexible substrate 10 and the thin film transistor 20, one or more gate insulating layers 72 arranged between a channel area and the gate g, and a first isolating layer 73 arranged between the thin film transistor 20 and the second metal layer 40. The buffer layer 71 is configured to isolate the substrate 10 from the thin film transistor 20 and protect the thin film transistor. The gate insulating layer 72 is configured to electrically insulate the channel from the gate. The first isolating layer 73 is configured to electrically insulate the first metal layer 30 from the second metal layer 40. And at least one inorganic layer of the multiple inorganic layers has multiple openings 80 at a position corresponding to a display area 60.
It should be understood that although in the array substrate shown in
In the array substrate provided according to the embodiment in accordance with the present disclosure, at least one inorganic layer of the multiple inorganic layers has multiple openings 80 at a position corresponding to the display area 60, so as to reduce stress accumulation in the stacked structure 70 when the array substrate is bent, and release a part of stress by the openings 80, thereby solving the problem that normal operation of a TFT and a light-emitting element is affected when the display panel including the array substrate is bent. The surface of the first side of the flexible substrate 10 is completely covered by the stacked structure 70. That is, any position of the display area on the surface of the flexible substrate 10 is covered by the stacked structure 70, and no exposed area exists, so as to isolate the flexible substrate from water and oxygen in the external environment with the stacked structure 70, and avoid the display panel including the array substrate from being unable to operate normally since that water and oxygen in the external environment enters into the display area of the display panel.
It should also be understood that in this embodiment in accordance with the present disclosure, in a case that the inorganic layer has the opening 80, the opening 80 may be a recess in the inorganic layer where the opening 80 is arranged (that is, the opening 80 does not run through the inorganic layer where the opening 80 is arranged), or may also be a through hole which runs through the inorganic layer where the opening 80 is arranged, which is not limited in the present disclosure, as the case may be.
In a case that the opening 80 of the inorganic layer is the through hole which runs through the inorganic layer where the opening 80 is arranged, at least one inorganic layer of the multiple inorganic layers does not have an opening at any position corresponding to the display area of the flexible substrate 10, so that no exposed area exists in the display area on the surface of the flexible substrate 10. In a case that the opening 80 of the inorganic layer is the recess in the inorganic layer where the opening 80 is arranged, for any position corresponding to the display area of the flexible substrate 10, one part of the inorganic layers have openings, and the other part of the inorganic layers does not have an opening, alternatively, all of the inorganic layers may have openings, to release stress accumulation in each of the multiple inorganic layers, which is not limited in the present disclosure, as the case may be.
Based on any one embodiment described above, in an embodiment shown in
It should be understood that, in the embodiments described above, the stacked structure 70 may have one buffer layer 71 as shown in
It should also be understood that in the embodiments described above, in a case that the stacked structure 70 has multiple buffer layers 71, and at least two buffer layers 71 of the multiple buffer layers 71 have openings 80, front projections of the openings 80 of the different buffer layers 71 on the plane where the array substrate is arranged may superpose with each other as shown in
In a case that the stacked structure 70 has multiple buffer layers 71, although a crack is generated in a buffer layer 71 arranged on a side of the stacked structure 70 close to the flexible substrate 10 due to a large stress, the crack is difficult to be extended to an area above the buffer layer 71. Therefore, based on any one embodiment described above, in an optional embodiment, in a case that the stacked structure 70 has multiple buffer layers 71, and one part of the buffer layers 71 have openings 80, and the other part of the buffer layers 71 does not have an opening 80, the buffer layer 71 having the opening 80 may be arranged on a side of the multiple buffer layers 71 close to the thin film transistor 20, as shown in
Based on any one embodiment described above, in an embodiment of the present disclosure, as shown in
Based on the embodiments described above, the stacked structure 70 has one gate insulating layer 72 in an embodiment in accordance with the present disclosure, and the stacked structure 70 has multiple gate insulating layers 72 in another embodiment of the present disclosure, which is not limited in the present disclosure, as the case may be.
It should be understood that in a case that the stacked structure 70 has multiple gate insulating layers 72, one part of the multiple gate insulating layers 72 may have openings 80, and the other part of the gate insulating layers 72 does not have an opening 80, alternatively, all of the gate insulating layers 72 have openings 80, which is not limited in the present disclosure, as the case may be.
It should be understood that in a case that at least two gate insulating layers 72 of the gate insulating layers 72 have openings 80, front projections of the openings 80 of the different gate insulating layers 72 on the plane where the array substrate is arranged may not overlap with each other, or may overlap partially, or may superpose completely, which is not limited in the present disclosure, as the case may be.
Based on any embodiment described above, in an embodiment in accordance with the present disclosure, as shown in
It should be understood that, in the embodiment described above, there may be one or more first isolating layers 73 between the first metal layer 30 and the second metal layer 40, which is not limited in the present disclosure, as the case may be.
In the embodiment described above, in a case that there are multiple first isolating layers 73 between the first metal layer 30 and the second metal layer 40, one part of the first isolating layers 73 may have openings 80, and the other part of the first isolating layers 73 may not have an opening 80. Optionally, in a case that at least two first isolating layers 73 of the multiple first isolating layers 73 have openings 80, front projections of the openings 80 of the different first isolating layers 73 on the plane where the array substrate is arranged may not overlap with each other, or may overlap partially, or may superpose completely.
Based on the embodiment described above, in an embodiment in accordance with the present disclosure, as shown in
Based on the embodiment described above, in an embodiment in accordance with the present disclosure, as shown in
Based on any one embodiment described above, in an embodiment in accordance with the present disclosure, as shown in
Specifically, the first metal layer 30 and the capacitance metal layer 90 have a second overlapped area 82 in which the first metal layer 30 and the capacitance metal layer 90 are overlapped with each other in a direction perpendicular with the array substrate. The second isolating layer 75 has an opening 80, and a front projection of the opening 80 on the plane where the array substrate is arranged does not overlap with a front projection of the second overlapped area 82 on the plane where the array substrate is arranged, to isolate the first metal layer 30 from the capacitance metal layer 90 with the second isolating layer 75 in an insulative manner. Preferably, the second isolating layer 75 may also be an inorganic layer in the stacked structure 70.
Based on any one embodiment described above, at least two inorganic layers of the multiple inorganic layers have openings in an optional embodiment of the present disclosure, it should be illustrated that at least two inorganic layers of the multiple inorganic layers having the openings are different types of inorganic layers in the embodiment of the present disclosure. Taking a case that two inorganic layers of the multiple inorganic layers have openings as an example, the two inorganic layers having the openings may be the buffer layer 71 and the gate insulating layer 72, or the buffer layer 71 and the first isolating layer 73, or the gate insulating layer 72 and the first isolating layer 73, or may be other two different types of inorganic layers, to further reduce stress accumulation in the stacked structure 70.
It should be understood that in the embodiments described above, in an optional embodiment of the present disclosure, in a case that at least two inorganic layers of the multiple inorganic layers have openings, there is not an area in which all front projections of the openings of the inorganic layers on the plane where the array substrate is arranged are overlapped with each other. For example, in a case that two inorganic layers of the multiple inorganic layers have openings, front projections of the openings of the two inorganic layers on the plane where the array substrate is arranged does not overlap with each other. In a case that three inorganic layers of the multiple inorganic layers have openings, front projections of the openings of any two of the three inorganic layers on the plane where the array substrate is arranged may overlap with each other, and there is not an area in which front projections of the openings of the three inorganic layers on the plane where the array substrate is arranged are overlapped with each other. In a case that four inorganic layers of the multiple inorganic layers have openings, front projections of the openings of any two of the four inorganic layers on the plane where the array substrate is arranged may have an overlapped area in which the front projections of the openings of the two of the four inorganic layers are overlapped with each other, or front projections of the openings of any three of the four inorganic layers on the plane where the array substrate is arranged may have an overlapped area in which the front projections of the openings of the three of the four inorganic layers are overlapped with each other, and there is not an area in which front projections of the openings of the four inorganic layers on the plane where the array substrate is arranged are overlapped with each other, and so forth.
Based on the embodiments described above, in an embodiment of the present disclosure, in a case that at least two inorganic layers of the multiple inorganic layers have openings, the at least two inorganic layers includes at least one buffer layer 71 and at least one gate insulating layer 72, a front projection of each of the openings of the buffer layer 71 and the gate insulating layer 72 on the plane where the array substrate is arranged does not overlap with a front projection of the thin film transistor 20 on the plane where the array substrate is arranged, so as to support the thin film transistor 20 and isolate the thin film transistor 20 from water and oxygen with the buffer layer 71, and isolate the gate g from the source s, the drain d and the channel with the gate insulating layer 72 in an insulative manner.
Based on the embodiments described above, in an embodiment of the present disclosure, the at least two inorganic layers further include at least one first isolating layer 73, to further reduce stress accumulation in the stacked structure 70. Specifically, the first metal layer 30 and the second metal layer 40 have a first overlapped area 81 in which the first metal layer 30 and the second metal layer 40 are overlapped with each other in a direction perpendicular with the plane where the array substrate is arranged, and a front projection of an opening 80 of the first isolating layer 73 on the plane where the array substrate is arranged does not overlap with a front projection of the first overlapped area 81 on the plane where the array substrate is arranged, to isolate the first metal layer 30 from the second metal layer 40 with the first isolating layer 73 in an insulative manner.
It should be understood that in a case that the first isolating layer 73 has an opening 80, optionally, as shown in
Based on any one embodiment described above, in an embodiment in accordance with the present disclosure, any one inorganic layer of the multiple inorganic layers may be a silicon oxide layer, or may be a silicon nitride layer, or may be a laminated layer in which the silicon oxide layer and the silicon nitride layer are arranged alternately, which is not limited in the present disclosure, as the case may be.
As shown in
Based on any one embodiment described above, in an embodiment in accordance with the present disclosure, in a case that at least one buffer layer 71 has an opening 80, the opening 80 is a strip-shaped opening, as shown in
Based on the embodiments described above, in an embodiment shown in
It should be illustrated that in the embodiments described above, the second direction is the extension direction of the data lines in a case that the first direction is the extension direction of the gate lines, and the second direction is the extension direction of the gate lines in a case that the first direction is the extension direction of the data lines.
Based on the embodiments described above, in an optional embodiment in accordance with the present disclosure, as shown in
Based on the embodiments described above, in an embodiment in accordance with the present disclosure, a projection of the area corresponding to each of the display pixels 50 at least overlaps with a projection of at least one opening 80 of the multiple inorganic layers in a direction perpendicular with the plane where the array substrate is arranged, so that an opening 80 is arranged at the area corresponding to each display pixel 50, thereby relieving stress accumulation in the area corresponding to each display pixel 50, and avoiding a TFT and a light-emitting element corresponding to the display pixel 50 from being abnormal due to great stress accumulation at the area corresponding to the display pixel 50 and avoiding an influence on display quality of the array substrate for displaying.
It should be understood that, in these embodiments, the area corresponding to the display pixel 50 not only includes a transmissive area of the display pixel 50, but also includes an opaque area surrounding the display pixel 50. Areas corresponding to adjacent display pixels 50 are in direct contact with each other in the extension direction of scanning lines, and the areas corresponding to the adjacent display pixels 50 are in direct contact with each other in the extension direction of the data lines.
Correspondingly, a flexible display panel is further provided by an embodiment in accordance with the present disclosure, the flexible display panel includes the array substrate according to any one embodiment described above. Specifically, as shown in
Based on the embodiments described above, in an embodiment in accordance with the present disclosure, in the stacked structure of the array substrate, a distance between adjacent openings 80 in a same inorganic layer in a direction perpendicular with an extension direction of the openings 80 is in a same order of magnitude as a thickness of the display panel, or is less than the thickness of the display panel, preferably approximately 150 μm or less than 150 μm. A width of the opening 80 in a direction perpendicular with the extension direction of the opening 80 is preferably greater than 3 μm, which is not limited in the present disclosure, depending on specific process, as long as the width can be realized in the process.
In summary, in the array substrate and the display panel including the array substrate provided by the embodiments in accordance with the present disclosure, at least one inorganic layer of the multiple inorganic layers has multiple openings at a position corresponding to the display area, to reduce stress accumulation in the stacked structure when the array substrate is bent, and a part of stress is released by the opening, thereby solving the problem that normal operation of the TFT and the light-emitting element is affected when the display panel including the array substrate is bent. The surface of the first side of the flexible substrate is completely covered by the stacked structure. That is, any position of the display area on the surface of the flexible substrate is covered by the stacked structure, no exposed area exists, so as to isolate the flexible substrate from water and oxygen in the external environment with the stacked structure, and avoid the display panel including the array substrate from being unable to operate normally since that water and oxygen in the external environment enters into the display area of the display panel.
Various parts of the specification are described in a progressive way, and each part lays emphasis on differences from other parts. For the same or similar parts between various parts, one may refer to the description of other parts.
According to the above description of the disclosed embodiments, those skilled in the art can implement or practice the present disclosure. Many changes to these embodiments are apparent for those skilled in the art, and general principles defined herein may be implemented in other embodiments without departing from the spirit or scope of the present disclosure. Hence, the present disclosure is not limited to the embodiments disclosed herein, but is to conform to the widest scope in accordance with the principles and novel features disclosed herein.
Number | Date | Country | Kind |
---|---|---|---|
2016 1 0871383 | Sep 2016 | CN | national |
Number | Name | Date | Kind |
---|---|---|---|
20130193456 | Lee | Aug 2013 | A1 |
20140037930 | Sun | Feb 2014 | A1 |
20150060778 | Kim et al. | Mar 2015 | A1 |
20150108484 | Park | Apr 2015 | A1 |
20150249096 | Lupino | Sep 2015 | A1 |
Number | Date | Country |
---|---|---|
103700322 | Apr 2014 | CN |
104425550 | Mar 2015 | CN |
Number | Date | Country | |
---|---|---|---|
20170133408 A1 | May 2017 | US |