This disclosure relates to notch, tapered, horn and flared slot radiating antennas, and more particularly to radiating antennas that are made using a foam or foam-like material.
Array antennas are used for a variety of different applications. Array antennas may be constructed using a plurality of three-dimensional (3D) antennas. In certain embodiments, the 3D antennas may comprise notch antenna elements. The term “notch antenna” is intended to include tapered and flared elements, such that the shape is not limited by this disclosure. Each notch antenna element includes an electrically conductive body, referred to as a notch radiator element, which has a slot. The slot separates the notch radiator element into two prongs. One of the prongs may be grounded while the other prong is energized by an RF signal. In general, the energized prong conveys energy from a feed port into free space or air, or visa-versa. The feed port may have a characteristic impedance relative to the system impedance for maximum power transfer. The propagating signal leaving the feed port, transitions to a low profile stripline feed located under the tuned gap between the energized prong and the other prong. This gap is optimized with other dimensions to result in wideband operation. The low profile stripline transmission line conveys energy into the notch slot and then into free space or air. The antenna feed port may convey energy to and from the antenna system at its characteristic impedance. Typically, the input port is external to the antenna stackup for connectivity to other system hardware. However, this port may be embedded within the stackup as an integral part of the system feed network. Between this port and the radiating element are a variety of possible architectures creating a characteristic impedance match over the desired operational frequency band.
These notch antennas may be combined to form ultra-wideband array systems. Ultra-wideband low loss phased array systems are desired in the cellular, telemetry and military applications. Use of this technology in these areas allow greater flexibility in achieving compact low cost higher power designs.
However, since, in this type of array, since there may be a large number of notch antennas, the weight of such arrayed radiators may become considerable since the radiators are an all metal structure.
Therefore, it would be beneficial if there were a notch antenna that had the same performance characteristics as traditional metal antennas, but weighed significantly less. Further, it would be advantageous if this system was also cost effective, robust and easy to manufacture.
A novel system and method for creating a lightweight antenna is disclosed. Each lightweight antenna is formed using a foam material. This foam material is coated with a machinable material, which is machined to the desired dimensions. The machinable material is then plated with a metal. This creates a radiator that has the size and performance of traditional notch antennas, but weighs far less. This foam radiator may be mounted to a variety of substrate types, not limited to microwave laminate materials. Embodiments of mixed substrates or even multi-layered foam substrates are possible. The substrate may be a conventional printed circuit board (PCB), a PCB with sleeved coaxial vias, or a foam substrate. The lightweight antenna may be used in a plurality of applications, including ultra-wideband array systems and space-based applications.
According to one embodiment, an antenna system is disclosed. The antenna system comprises a foam radiator comprising an interior made of a foam material and a conductive exterior. In certain embodiments, the antenna system further comprises an intermediate layer disposed between the interior and the conductive exterior. In certain embodiment, the intermediate layer comprises a machinable material, which coats the foam material, and the conductive exterior comprises a metal plating.
According to another embodiment, a method of forming a foam radiator is disclosed. The method comprises forming a foam material in a basic shape of a desired antenna; coating the foam material with a machinable material; machining the machinable material to precise dimensions required by desired antenna; and plating the machinable material with a metal. In certain embodiments, the metal comprises nickel, copper or gold. In certain embodiments, the entirety of the foam material is coated with the machinable material.
According to another embodiment, an antenna system is disclosed. The antenna system comprises a foam radiator comprising an interior made of a foam material and a conductive exterior, wherein the foam radiator is formed as a flared, horn or notch antenna having a grounded prong and an energized prong separated by a slot; and a substrate on which the foam radiator is disposed. In certain embodiments, a ground plane is disposed on the top surface of the substrate in regions where the foam radiator is disposed. In certain embodiments, the substrate comprises a signal trace that traverses a region beneath the slot; an embedded ground plane; and a vertical space between the signal trace and the embedded ground plane. In certain embodiments, the substrate comprises at least three layers, wherein at least one of the layers comprises a foam material.
For a better understanding of the present disclosure, reference is made to the accompanying drawings, which are incorporated herein by reference and in which:
The present disclosure describes a foam radiator which may be used as a notch, flared, horn or Vivaldi antenna. The foam radiator may be mounted to a variety of substrate types, not limited to microwave laminate materials. Embodiments of mixed substrates or even multi-layered foam substrates are possible. In some embodiments, the substrate is a traditional printed circuit board. However, in other embodiments, the substrate may comprise a foam material, further reducing the weight of the entire assembly.
In both embodiments, the foam radiator 10 is mounted to a substrate 20. As described above, the substrate 20 may be a traditional printed circuit board, or may be a structure that includes a foam material.
Additionally, there is an attachment mechanism that attaches the substrate 20 to the foam radiator 10. In certain embodiments, this attachment mechanism may be a conductive adhesive that is disposed between the top surface of the substrate 20 and the bottom surface of the foam radiator 10.
Each component of the
In certain embodiments, the foam radiator 10 may comprise three layers. The innermost layer, or interior, provides the basic shape and structure of the antenna. This innermost layer is a structural foam material, such as Rohacell®. This structural foam material is a material formed by trapping gas within a solid. This process may be used to create a material having open cells, which is defined as a material having 50% or more of the cells open, or connected to one another. Alternatively, this process may be used to create a material having closed cells, which refers to a material where at least 90% of the cells are discrete pockets of gas. In certain embodiments, the foam material has more than 50% gas. In certain embodiments, the foam material may have more than 75% gas. In certain embodiments, the foam material may have at least 90% gas. Further, the high ratio of gas to solid also affects other parameters of the foam material. For example, the density of the material may be less than 0.5 g/cc because of the large amount of gas. In certain embodiments, the density may be less than 0.1 g/cc. Additionally, because of the amount of gas in the foam material, its dielectric constant may approach that of air. For example, in certain embodiments, the dielectric constant of the foam material may be less than 2.0. In certain embodiments, the dielectric constant may be less than 1.5. In certain embodiments, the dielectric constant may be less than 1.25. In certain embodiments, the foam material may have a dielectric constant within 10% of that of air. In addition to the attributes of the foam material which result from its high gas content, the foam material may preferably have other properties. For example, the foam material may be strong enough to support drilling and other PCB processes. Also, the foam material may preferably have a high thermal temperature so that it can endure processing better, since some of the processes described herein use an elevated temperature.
Advantageously, the foam material may be over 150 times lighter than aluminum.
The foam material is then coated with a machinable material. This machinable material is selected so that it may be machined with fine precision. Further, the machinable material must be able of being plated. Any material that is capable of performing these functions may be used, including Taiyo UVHP-100 or another material. The machinable material is then plated with a metal.
In yet another embodiment, the configuration shown in
In certain embodiments, an additional primer layer may be used with the configuration shown in
Thus, in both embodiments, the foam radiator 10 comprises an interior constructed of a foam material that is surrounded by a conductive outer surface, which may be metal. In the embodiment of
Having described the foam radiator 10, the description of suitable substrates will follow.
The foam radiator 10 is grounded. In this embodiment, the via 210 is used to connect a ground plane 220 to one or more connection points 230 on the top surface 202. An embedded ground plane 250 may extend across an entirety of the PCB 200. An opening is formed in the embedded ground plane 250 to allow the via 212 to pass from the top surface 202 to the bottom surface 201.
In certain embodiments, a ground plane may be formed on the top surface 202 of the PCB 200 in all locations where the foam radiator 10 will be disposed. In this embodiment, the ground plane does not extend in the area that defines the slot 11.
Via 211 is used to connect ground plane 220 to one or more connection points 232. Vias 210, 211 also connect ground plane 220 to embedded ground plane 250. Conductive adhesive may be used to structurally and electrically connect the connection points 230, 232 to the foam radiator 10. In certain embodiments, a non-conductive adhesive or pressure sensitive adhesive may be used to structurally connect the top surface 202 to the foam radiator 10. This non-conductive adhesive would have a relief at the connections points so that it does not cover the connection points 230, 232, which must be electrically connected to the foam radiator 10 using some other conductive means such as a conductive paste or adhesive. The grounded prong 10A and the energized prong 10B are grounded using vias 210, 211, respectively.
An RF signal passes through a signal trace 221. As stated above, in certain embodiments, a ground plane is disposed beneath the signal trace 221. For example, embedded ground plane 250 may extend beneath signal trace 221. An opening is formed in the embedded ground plane 250 to allow the signal trace 221 to connect to connection point 231. This signal trace 221 is electrically connected to a connection point 231 on the top surface 202 using via 212, which includes an embedded signal trace 213. As noted above, via 212 may be a blind via, a hidden via or a traditional via. In certain embodiments, the embedded signal trace 213 travels beneath the slot 11 and parallel to the top surface 202 to enable efficient coupling of the RF signal to be transmitted from the foam radiator 10. This connection point 231 may electrically connected to the energized prong 10B using a conductive adhesive. This connection point 231 is preferably beneath the energized prong 10B near the slot 11. This embodiment uses separate vias 210, 211 to supply ground to the foam radiator 10. However, other embodiments are also possible.
In some embodiments, alignment holes may be used to align the foam radiator 10 and the substrate. In certain embodiments, the alignment holes are also used to align the various layers that comprises the substrate.
As shown in
Thus,
To create the vias 310, 311, 312, within the foam layer 300, the following procedure may be used. First, a hole is drilled through the foam layer 300. This hole is then filled with a dielectric material 315, such as Taiyo UVHP-100 or an equivalent. Another material having suitable performance may also be used. The dielectric material 315 is used to fill the open cells in the foam layer 300, thereby providing a smooth post machined surface on which to plate. After the dielectric material 315 has filled the hole, the foam layer 300 may be planarized to insure that the dielectric material 315 is at the correct height.
The PCB 200 is then bonded to the top surface of the foam layer 300. The PCB 260 is then bonded to the bottom surface of the foam layer 300. The bonding agent may be a pressure sensitive adhesive, a low temperature adhesive or any other suitable agent and it may be conductive or non-conductive depending on design. The PCB 200, PCB 260 and the foam layer 300 may be baked under pressure with or without vacuum to cure the bond layers. In some embodiments, the edges of the foam layer 300 may be sealed at this time as well. To seal the edges, a coating may be applied before or in a separate process after the baking process. In this embodiment, the bonding agent and sealant coating may or may not be conductive.
After the PCB 200, PCB 260 and the foam layer 300 have been bonded together, a second hole is then drilled through or partially through this assembly. This second hole has a smaller diameter than the one drilled earlier, and is drilled through the dielectric material 315. In some embodiments, the first hole and the second hole are concentric. Thus, the second hole goes through the PCB 260, the foam layer 300 and at least part of the PCB 200.
The holes that connect ground plane 220 to the connection point 230, 232 are drilled through the entirety of the stack. The hole that creates vias 282, 311 and 212 may also be drilled through the entirety of the stack and then plated. At this point, a back drilling operation is conducted to remove the extended top via stub left over from the via plating process. This via may be removed to near flush relation with the embedded signal trace 213 or to some alternate height permitting acceptable radiator performance. As an optional drilling process to create these vias 282, 311 and 212, a controlled depth drilling process may be conducted, stopping the hole depth just after penetration of embedded signal trace 213. The hole is then plated and filled to create a central conductor 317.
In one embodiment, top and bottom artwork for PCB 260 is patterned prior to the bonding of PCB 260. If signal trace 221 and ground planes 220 are not patterned prior to bonding PCB 260 then they may be created at this time using techniques known in the art.
As described above, conductive adhesive may be used to structurally and electrically connect the connection points 230, 232 to the foam radiator 10. In certain embodiments, a non-conductive adhesive or pressure sensitive adhesive may be used to structurally connect the top surface 202 to the foam radiator 10. This non-conductive adhesive would have a relief at the connections points so that it does not cover the connection points 230, 232, which must be electrically connected to the foam radiator 10 by some means of conductive medium. The grounded prong 10A and the energized prong 10B are grounded using vias 210, 211, respectively. The connection point 231 may electrically connected to the energized prong 10B using a conductive adhesive or some other conductive medium. This connection point 231 is preferably beneath the energized prong 10B near the slot 11. Also, electrical traces or a patterned ground plane may be formed on the top surface 202 and bottom surface 201 of the PCB 200, 260. In certain embodiments, the electrical traces may be a metalized footprint of the foam radiator in the top metal layer leaving the gap and via points open. The conductive bonding layer maybe a ‘preform’ made from the CF3350 or similar material. A preform is a resulting laser or die cut image or some other cut method of the area that needs to make connectivity between the radiator and PCB. This material may be 4 mils thick or another thickness depending on the design.
The bonding agent used to attach the optional copper foil to the bottom surface of the foam layer 300 and may be conductive or non-conductive, and may be a pressure sensitive adhesive or a low temperature adhesive. The choice of bonding agent is a design specific implementation and is not limited by this disclosure. Copper foil may be used in any embodiment described herein.
Thus,
While
In some embodiments, the foam layer 300 is first cleaned. The foam layer 300 may then be baked. Exposure to high temperature may cause the foam layer 300 to shrink. Note that the baking of the foam layer 300 may be performed for any of the embodiments described herein. After the foam layer 300 has been prepared, a hole is drilled through the foam layer 300. This hole is then filled with a dielectric material 315, such as Taiyo UVHP-100 or an equivalent. As explained above, the dielectric material 315 is used to fill the open cells in the foam layer 300, thereby providing a smooth machined surface on which to plate. After the dielectric material 315 has filled the hole, the foam layer 300 may be planarized to insure that the dielectric material 315 is at the correct height. Additionally, in some embodiments, alignment holes may also be drilled into the foam layer 300. Note that the use of alignment holes may be employed in any embodiment that utilizes more than one layer or type of material. Alignment holes may be drilled in the PCB 200 and the PCB 260 to allow registration during the assembly process.
Next, a copper foil 360 may be bonded to the top surface of the foam layer 300. Another copper foil may be bonded to the bottom surface of the foam layer 300. The bonding agent used to attach the copper foil 350 to the foam layer 300 may be conductive or non-conductive, and may be a pressure sensitive adhesive or a low temperature adhesive. The choice of bonding agent is a design specific implementation and is not limited by this disclosure. Copper foil 360 may be used in any embodiment described herein. Further, in certain embodiments, copper may be applied to the top and/or bottom surfaces of the foam layer 300 using the sealing and plating method described above.
In other embodiments, the bottom surface of the PCB 200 and the top surface of the PCB 260 may be ground planes. In this way, it may not be necessary to bond copper foil to the foam layer 300. This embodiment may cause the drilling operation of the sleeve to be more complicated. In either embodiment, one or more embedded ground planes may be included in the assembly. These embedded ground planes may be at the boundary between the foam layer 300 and the PCB 200 and at the boundary between the foam layer 300 and the PCB 260.
Next, a second hole is drilled through the foam layer 300. This second hole is aligned with the dielectric material 315 previously used to fill a hole in the foam layer 300. This second hole has a smaller outer diameter than the first hole drilled through the foam layer 300, and is preferably concentric with that larger diameter hole. As such, there is dielectric material 315 surrounding the second hole.
The second hole is then plated with a metallic material to create an annular metal sleeve 319. The metallic material may be a metal, such as copper. The second hole is then filled with dielectric material 315 again, which is then planarized at the bottom surface of the foam layer 300. Thus, at this time, there is an annular metal sleeve 319 running through the thickness of the foam layer 300. Dielectric material 315 is disposed on both sides of this annular metal sleeve 319 in the foam layer 300.
At this point, the PCB 200 and the PCB 260 may be bonded to opposite sides of the foam layer 300. There are a variety of methods that can be used to do this. A third hole is then drilled through at least a portion of the PCB 200, the PCB 260 and foam layer 300. This third hole has a smaller outer diameter than the second hole and is preferably concentric with the first and second holes. This third hole may also be drilled through the entirety of the stack and then plated. At this point, a back drilling operation may be conducted to remove the extended top via stub left over from the via plating process. This via may be removed to near flush relation with the embedded signal trace 213 or to some alternate height permitting acceptable radiator performance. As an optional drilling process to create these vias, a controlled depth drilling process may be conducted stopping the hole depth just after penetration of embedded signal trace 213. The hole is then plated and filled to create a central conductor 317. At this point, the annular metal sleeve 319 is electrically attached to ground planes disposed on both sides of the foam layer 300. As stated above, these ground planes may be surfaces of the abutting PCBs or may be copper foil.
Signal trace 221 is then formed on the bottom surface of the PCB 260 and is in electrical communication with the central conductor 317. The ground plane 220 may be connected to one or more embedded ground planes and the bottom of the foam radiator 10 using vias 210, 211. In another embodiment, these vias are not used through the foam layer 300, relying instead on electrical communication between ground plane 220 on bottom surface of PCB 260 and the embedded ground planes and the annular metal sleeve 319.
The foam radiator 10 may be electrically connected to connection points 230, 231, 232 in the same manner as described in
Thus,
The foam layer 450 shown in
The multi-layer foam circuit board 750 includes through vias, such as the one represented by vias 510, 610, 710 and by vias 512, 612, 712. The multi-layer foam circuit board 750 may also include blind vias, such as the one represented by vias 511, 611, 711. As is well known, a blind via is a via that connects one outer layer to an inner layer, but does not extend through the circuit board. Furthermore, though not shown, multi-layer foam circuit board 750 may also include buried vias. Buried vias are vias that connect two inner layers but do not extend to either outer layer.
According to one embodiment, the multi-layer foam circuit board 750 may be manufactured by fabricating first foam layer 500, second foam layer 600 and third foam layer 700 in accordance with the process shown in
After all foam layers are fabricated, they may be attached to one another. A conductive adhesive is applied to the connection points 535, 536 and 537. When the first foam layer 500 is placed on top of the second foam layer 600, via 610 is electrically connected to via 510, via 612 is electrically connected to via 512 and via 611 is electrically connected to via 511. When the second foam layer 600 is placed on top of the third foam layer 700, via 610 is electrically connected to via 710, via 612 is electrically connected to via 712 and via 611 is electrically connected to via 711. Thus, in this embodiment, each foam layer is assembled and then bonded with conductive adhesive. No post bonding drilling or plated may be needed.
The process of manufacturing a multi-layer foam circuit board according to this embodiment is shown in
Thus, in this embodiment, the first foam layer 500 is processed in accordance with the process of
It is noted that the fabrication process described above may be altered. For example, the second foam layer 600 and the third foam layer 700 may be bonded together to form a foam subassembly, prior to the formation of vias 611, 711 since, with respect to these two foam layers, this via is a through via. After this via is created, the first foam layer 500 may be bonded to the foam subassembly. Vias 510,610,710 and 512,612,712 are then created.
In Process 1100, the first foam layer 500 is processed. This processing includes drilling alignment holes and the first holes through the first foam layer 500. The first holes are then filled and the surfaces are planarized. The top surface 502 is then plated to form a patterned ground plane. Thus, referring to
In Process 1110, the second foam layer 600 is processed. This processing includes drilling alignment holes and the first holes through the second foam layer 600. The first holes are then filled and the surfaces are planarized. The top surface 602 is then plated and patterned to form signal trace 630 and a ground plane. Thus, again, referring to
In Process 1120, the third foam layer 700 is processed. This processing includes drilling alignment holes and the first holes through the third foam layer 700. The first holes are then filled and the surfaces are planarized. The top surface 702 and bottom surface 701 are then plated. Thus, again, referring to
In Process 1130, the first foam layer 500, the second foam layer 600 and the third foam layer 700 are bonded together. This may be done using a conductive or non-conductive adhesive, as described above.
In Process 1140, the vias are created in the foam assembly. Specifically, second holes are drilled through the foam assembly to form vias 510,610,710 and vias 512,612,712. A second hole is also drilled through a portion of the foam assembly using a controlled depth drilling to form via 611, 711 and via 511. Thus, referring to
In Process 1150, the outer surfaces of the foam assembly, namely top surface 502 and bottom surface 701 are patterned. Referring again to
The foam radiator 10 may then be aligned to the multi-layer foam circuit board 750 using alignment holes in the foam radiator 10 and multi-layer foam circuit board 750 and then bonded to the top surface 502 using conductive adhesive.
It is noted that while
While the above disclosure describes one configuration, other configurations are also possible. For example, the signal trace 630 may be formed on the bottom surface 501 of the first foam layer 500 or on the top surface 602 of the second foam layer 600. The embedded ground plane 740 may be formed on the bottom surface 601 of the second foam layer 600 or the top surface 702 of the third foam layer 700. The embedded ground plane 740 may be a copper foil or may be plated on one of the surfaces.
Thus, this multi-layer foam circuit board 750 performs the three functions described earlier. Signal trace 630 passes beneath the slot 11. An embedded ground plane 740 is formed. Signal traces 721 and ground planes 720 are available for connection to other systems.
The present disclosure is not to be limited in scope by the specific embodiments described herein. Indeed, other various embodiments of and modifications to the present disclosure, in addition to those described herein, will be apparent to those of ordinary skill in the art from the foregoing description and accompanying drawings. Thus, such other embodiments and modifications are intended to fall within the scope of the present disclosure. Furthermore, although the present disclosure has been described herein in the context of a particular implementation in a particular environment for a particular purpose, those of ordinary skill in the art will recognize that its usefulness is not limited thereto and that the present disclosure may be beneficially implemented in any number of environments for any number of purposes. Accordingly, the claims set forth below should be construed in view of the full breadth and spirit of the present disclosure as described herein.
This application claims priority of U.S. Provisional Patent Application Ser. No. 62/362,108, filed Jul. 14, 2016, the disclosure of which is incorporated by reference in its entirety.
This invention was made with Government support under Contract No. FA8721-05-C-0002, awarded by the U.S. Air Force. The government has certain rights in the invention.
Number | Name | Date | Kind |
---|---|---|---|
4959658 | Collins | Sep 1990 | A |
5117240 | Anderson et al. | May 1992 | A |
5949030 | Fasano et al. | Sep 1999 | A |
6107976 | Purinton | Aug 2000 | A |
7057570 | Irion, II | Jun 2006 | B2 |
7404250 | Cheng et al. | Jul 2008 | B2 |
8350767 | Brigham | Jan 2013 | B2 |
8502085 | Kim | Aug 2013 | B2 |
9635761 | Brigham et al. | Apr 2017 | B2 |
10249943 | Brigham | Apr 2019 | B2 |
20040246191 | Melconian et al. | Dec 2004 | A1 |
20050247482 | Nakamura | Nov 2005 | A1 |
20060044083 | Kuzmenka | Mar 2006 | A1 |
20060256024 | Collinson | Nov 2006 | A1 |
20070124930 | Cheng et al. | Jun 2007 | A1 |
20070194431 | Corisis et al. | Aug 2007 | A1 |
20090066598 | Malstrom et al. | Mar 2009 | A1 |
20090294167 | Nomiya | Dec 2009 | A1 |
20090322636 | Brigham et al. | Dec 2009 | A1 |
20100195301 | Fotherby | Aug 2010 | A1 |
20110203842 | Russell | Aug 2011 | A1 |
20120012375 | Song | Jan 2012 | A1 |
20120175782 | Im et al. | Jul 2012 | A1 |
20130088406 | Hamada et al. | Apr 2013 | A1 |
20130105987 | Gallegos et al. | May 2013 | A1 |
20130318847 | Kelly | Dec 2013 | A1 |
20140306845 | Shiu | Oct 2014 | A1 |
20150014045 | Brigham et al. | Jan 2015 | A1 |
20150276459 | Sai et al. | Oct 2015 | A1 |
20170040678 | Brigham | Feb 2017 | A1 |
20170208695 | Brigham et al. | Jul 2017 | A1 |
Entry |
---|
Panzer, Ben, “Development of an Electrically Small Vivaldi Antenna: The CReSIS Aerial Vivaldi (CAV-A)”, 2004, University of Kansas. (Year: 2004). |
International Search Report and Written Opinion dated Jan. 17, 2018 in corresponding PCT application No. PCT/US17/41837. |
Office action dated Jan. 11, 2018 in co-pending U.S. Appl. No. 15/302,638. |
Notice of allowance dated Mar. 28, 2019 in co-pending U.S. Appl. No. 15/459,383. |
IEEE 2005 Electronic Components and Technology Conference, 2005, pp. 1378-1382, “A New Via Hole Structure of MLB (Multi-Layered Printed Circuit Board) for RF and High Speed Systems”, Kim, et al. |
IEEE Transactions on Components and Packaging Technologies, vol. 26, No. 2, Jun. 2003, pp. 483-489, “Characterization and Modeling of a New Via Structure in Multilayered Printed Circuit Boards”, Kwon, et al. |
Proceedings of the 37th European Microwave Conference, Oct. 2007, Munich, Germany, pp. 134-137, “Design and Optimization of Coax-to-Microstrip Transition and Through-Hole Signal Via on Multilayer Printed Circuit Boards”, Nath, et al. |
IEEE Transactions on Microwave Theory and Techniques, vol. 45, No. 10, Oct. 1997, pp. 1981-1985, “Coax Via—A Technique to Reduce Crosstalk and Enhance Impedance Match at Vias in High-Frequency Multilayer Packages Verified by FDTD and MoM Modeling”, Pillai. |
International Search Report and Written Opinion dated Dec. 16, 2014 in co-pending PCT application No. PCT/US14/46211. |
International Search Report and Written Opinion dated Aug. 12, 2015 in co-pending PCT application No. PCT/US2015/025114. |
International Preliminary Report on Patentability dated Dec. 20, 2016 in co-pending PCT application No. PCT/US2015/025114. |
Final rejection dated Dec. 26, 2018 in co-pending U.S. Appl. No. 15/459,383. |
Notice of allowance dated Oct. 31, 2018 in co-pending U.S. Appl. No. 15/302,638. |
Office action dated Jun. 27, 2018 in co-pending U.S. Appl. No. 15/459,383. |
Number | Date | Country | |
---|---|---|---|
20180048061 A1 | Feb 2018 | US |
Number | Date | Country | |
---|---|---|---|
62362108 | Jul 2016 | US |