Claims
- 1. A method for transmitting a digital data word in n cycles, said digital data word having n subwords, each subword having k bits, k and n being integers, comprising the steps of:
- providing a sequential array of the product of k and n one-bit input latches arranged in n sequential sets, each set having k latches;
- providing a sequential array of k one-bit output latches, said output latches having an input coupled to an output of a respective one of a first set of input latches;
- latching a digital data word into said input latches; and
- for each cycle of said n cycles, performing the following steps:
- for the first set of input latches, transferring a bit stored therein to the corresponding one of said output latches; and
- for each subsequent set of input latches, transferring a bit stored therein to a corresponding input latch of a next prior set of input latches.
- 2. The method of claim 1, wherein said step of latching a digital data word comprises the steps of:
- receiving a digital data word at first inputs of a sequential array of the product of k and n input multiplexers arranged in n sets each having k latches;
- passing the digital data word from the first inputs of the sequential array of input multiplexers to the latches of the associated sequential array of input latches;
- latching the digital data word into the associated array of input latches; and
- switching the sequential array of input multiplexers to pass data received at second inputs of the array of input multiplexers to the associated array of input latches.
- 3. The method of claim 2, wherein said step of transferring a bit stored in input latches of subsequent sets to a corresponding input latch of a next prior set of input latches comprises the steps of:
- coupling the outputs of the input latches of the subsequent sets to the second inputs of an input multiplexer corresponding to an input latch of a next prior set of input latches;
- passing data from the second inputs of the subsequent sets of input multiplexers to the inputs of corresponding input latches; and
- latching the data from the input multiplexers into the corresponding input latches.
- 4. Circuitry for transmitting a digital data word in n cycles, said digital data word having n subwords, each subword having k bits, k and n being integers, comprising:
- a sequential array of the product of k and n one-bit input latches arranged in n sequential sets each having k latches;
- a sequential array of k one-bit output latches, said output latches having an input coupled to an output of a respective one of a first set of input latches;
- circuitry for latching a digital data word into said input latches;
- circuitry operative for each cycle of said n cycles for performing the following steps:
- for the first set of input latches transferring a bit stored therein to the corresponding one of said output latches; and
- for each subsequent set of input latches, transferring a bit stored therein to a corresponding input latch of a next prior set of input latches.
Parent Case Info
This application is a divisional application of U.S. application Ser. No. 07/723,342, filed Jun. 28, 1991 and entitled "An Improved Frame Buffer, System and Methods", now U.S. Pat. No. 5,309,173, issued May 3, 1994. This application is related to U.S. application Ser. No. 08/143,335, filed concurrently herewith by Louis J. Izzi and Richard E. Downing entitled "An Improved Frame Buffer, System and Methods".
US Referenced Citations (2)
Number |
Name |
Date |
Kind |
4769632 |
Work et al. |
Sep 1988 |
|
4815033 |
Harris |
Mar 1989 |
|
Non-Patent Literature Citations (3)
Entry |
Brooktree, "Bt459", Product Data Book, 1989, pp. 5-85 through 5-115. |
Texas Instruments Incorporated, "TMS34070-2-Color Palatte", Production Data, 1986 pp. 1-15. |
Brooktree, "RAMDAC Products", Winter 1990 Product Selection Guid, Winter, 1990, pp. 9-15. |
Divisions (1)
|
Number |
Date |
Country |
Parent |
723342 |
Jun 1991 |
|