1. Field of the Invention
The present invention relates to the filed of the digital signal processing, and more specifically, to the field of digital demodulators.
2. Discussion of the Prior Art
When a plurality of symbol rates are used by transceivers of digital signals, each transceiver should be capable of multi-rate operations with different symbols rates. However, if each digital modem utilizes different sample clock signals, the modem architecture involves complicated analog components, and the speed and quality of signal demodulation is not optimized.
What is needed is to design a digital modem that allows multi-rate operations with different symbol rates, but that utilizes a single sample clock signal, thus reducing the complexity of analog components and increasing the speed of signal acquisition.
To address the shortcomings of the available art, the present invention provides for a digital modem that allows multi-rate operations with different symbol rates, but that utilizes a single sample clock signal.
One aspect of the present invention is directed to an apparatus for demodulating a digital input signal having a pre-assigned symbol rate by using a single fixed rate sample clock signal. The pre-assigned symbol rate is selected from the group consisting of a plurality of symbol rates.
In one embodiment of the present invention; the apparatus comprises: a Complex Mixer, a Cascaded Integrated Comb (CIC) Decimator filter, a Shaper filter, a CIC cutoff filter, a Demodulator, a Coarse Frequency estimation block, and a CIC tuner loop filter.
In one embodiment of the present invention, the Complex Mixer is configured to down convert the input digital signal having the pre-assigned symbol rate signal from a carrier frequency to a baseband frequency.
In one embodiment of the present invention, the Cascaded Integrated Comb (CIC) Decimator filter is configured to perform a filtering-decimation operation to isolate the down converted digital signal having the pre-assigned symbol rate, and configured to output an Inphase (I) component and a Quadrature (Q) component of a CIC_output_signal having a CIC-shaped decimated spectrum.
In one embodiment of the present invention, the CIC Decimator further includes an integer K-stage integrator and an integer K of CIC mixers. The integer K-stage integrator further includes an integer K of parallel CIC integrators, and an integer K of Numerical Control Oscillators (NCO)s. The K-stage integrator is configured to increase by a K-factor a processing speed of the incoming digital input signal having the pre-assigned data rate.
In one embodiment of the present invention, the CIC Decimator further includes at least one Comb filter further including an integer M-section cascaded comb filter and a decimation block. Each section of the M-section cascaded comb filter further includes an integer N of registers, and a substracter. Each section of the M-section cascaded comb filter having the integer N of registers differentiates the integrated output of the K-stage integrator with a combinatorial delay of N samples. The decimation block decimates an output signal of the M-section cascaded comb filter by a decimation factor R. The CIC Decimator requires log2 [(RN)]M additional bits as compared with a number of bits in the input digital data signal to avoid overflow. R is an integer.
In one embodiment, the apparatus of the present invention further includes a plurality of pipeline registers. In one embodiment of the present invention, each pipeline register is located between at least two consecutive sections of the M-section cascaded comb filter. Each pipeline register is configured to perform a pipeline computation on a plurality of input symbols in order to increase the speed of operation of each section of the M-section cascaded comb filter by N-factor by minimizing the combinatorial delay of N samples. A pipeline delay of the CIC Decimator having the plurality of pipeline registers is determined by one section of the M-section cascaded comb filter, wherein each section of the M-section cascaded comb filter includes the integer N registers.
In one embodiment of the present invention, the CIC Decimator further includes a programmable CIC Decimator having a CIC_Decimator_programmable frequency response function.
In one embodiment of the present invention, the Shaper filter is configured to restore an original spectrum of the I and Q components of the CIC_output_signal having the CIC-shaped decimated spectrum, and is configured to output I and Q components of a shaper_filter_output_signal. The I component of the shaper_filter_output_signal, as well as the Q component of the shaper_filter_output_signal, include a shaper_signal component having the restored original spectrum of the pre-assigned signal and include an adjacent shaper-signal component having a spectrum that is adjacent to the restored original spectrum of the pre-assigned signal. In one embodiment of the present invention, the Shaper filter further includes a Finite Impulse Response (FIR) filter including an integer L of taps and including an integer L of filter coefficients; wherein the FIR filter includes a frequency response function depending on the integer L. In one embodiment of the present invention, the Shaper_filter_programmable frequency response function is equal to an inverse function of the CIC_Decimator_programmable frequency response function within a Bandwidth (BW) of the pre-assigned input digital signal.
In one embodiment of the present invention, the CIC cutoff filter is configured to pass the shaper_signal component having the restored original spectrum of the pre-assigned signal, and is configured to pass a part of the adjacent signal having a spectrum part that is carved out by a frequency response function of the CIC cutoff filter.
In one embodiment of the present invention, the Demodulator is configured to demodulate and to extract a frequency component from the shaper_signal component having the restored original spectrum of the pre-assigned signal.
In one embodiment of the present invention, the Coarse Frequency estimation block is configured to estimate a frequency offset between the pre-assigned carrier frequency and the frequency component of the shaper_signal component having the restored original spectrum of the pre-assigned signal.
In one embodiment of the present invention, the CIC tuner loop filter is configured to insert the estimated by the Coarse Frequency estimation block frequency offset into a carrier loop in order to complete a carrier recovery of the pre-assigned input digital signal. In one embodiment of the present invention, the CIC tuner loop filter further includes an adaptive CIC tuner loop configured to perform an adaptive carrier loop frequency adjustment to compensate for a change in an external parameter selected from the group consisting of: {temperature; humidity; and at least one circuit elements aging parameter}.
In one embodiment of the present invention, the adaptive CIC tuner loop further includes: a controller configured to generate a control update signal; a nominal frequency update block configured to update a nominal frequency coefficient in the adaptive CIC tuner loop; a coarse frequency offset update configured to update a coarse frequency offset coefficient in the adaptive CIC tuner loop, a phase update block electrically configured to update a phase coefficient in the adaptive CIC tuner loop, a frequency accumulator, and a phase accumulator.
In one embodiment of the present invention, the controller further includes: an algorithm comprising at least the following steps: (A) if a frequency update in the frequency accumulator exceeds a predetermined high frequency threshold; use a plurality of negative frequency coefficients for a next loop frequency update; (B) if the frequency update in the frequency accumulator is lower than a predetermined low frequency threshold; use a plurality of positive frequency coefficients for the next loop frequency update; (c) if a phase update in the phase accumulator exceeds a predetermined high phase threshold; use a plurality of negative phase coefficients for a next loop phase update; and (D) if the phase update in the phase accumulator is lower than a predetermined low phase threshold; use a plurality of positive phase coefficients for the next phase loop update.
Another aspect of the present invention is directed to a method for demodulating a digital input signal having a pre-assigned symbol rate by using a single sample clock signal. The pre-assigned symbol rate is selected from the group consisting of a plurality of symbol rates.
In one embodiment of the present invention, the method comprises the following steps: (A) down converting the input digital signal having the pre-assigned symbol rate from a carrier frequency to a baseband frequency by using a Complex Mixer; (B) performing a filtering-decimation operation by using a Cascaded Integrated Comb (CIC) Decimator filter in order to isolate the down converted digital signal having the pre-assigned symbol rate; (C) generating a CIC_output_signal having a CIC-shaped decimated spectrum by using the (CIC) Decimator filter; (D) restoring an original spectrum of the CIC_output_signal having the CIC-shaped decimated spectrum by using a Shaper filter, wherein an I component and Q component of a shaper_filter_output_signal include a shaper_signal component having the restored original spectrum of the pre-assigned signal and include an adjacent shaper-signal component having a spectrum that is adjacent to the restored original spectrum of the pre-assigned signal; (E) using a CIC cutoff filter to pass the shaper_signal component having the restored original spectrum of the pre-assigned signal and to pass a part of the adjacent signal having a spectrum part that is carved out by a frequency response function of the CIC cutoff filter; F) demodulating and extracting a frequency component from the shaper_signal component having the restored original spectrum of the pre-assigned signal by using a Demodulator; (G) estimating a frequency offset between the pre-assigned carrier frequency and the frequency component of the shaper_signal component having the restored original spectrum of the pre-assigned signal by using a Coarse Frequency estimation block; and (H) completing a carrier recovery of the pre-assigned input digital signal by inserting the estimated by the Coarse Frequency estimation block frequency offset into a carrier loop by using a CIC tuner loop filter.
In one embodiment, the method of the present invention further includes the step of selecting a passband mode or a baseband mode of operation. In the baseband mode of operation, the Complex Mixer is clocked by a clock signal equal to an A/D sampling rate, and outputs Inphase and Quadrature outputs for each clock signal. In the passband mode of operation, the Complex Mixer is clocked by a clock signal equal to one half of said A/D sampling rate, however, 2 A/D samples are accepted and processed for each clock, and 2 Inphase and 2 Quadrature outputs are produced for each clock at ½ the A/D sample rate.
The aforementioned advantages of the present invention as well as additional advantages thereof will be more clearly understood hereinafter as a result of a detailed description of a preferred embodiment of the invention when taken in conjunction with the following drawings.
FIG. 8A1 illustrates the sampled spectrum of the input signal.
FIG. 8A2 shows the spectrum of the signal being processed by the apparatus of the present invention of
FIG. 8A3 depicts the CIC Decimate_by—2 Filter frequency response.
FIG. 8B1 illustrates the spectrum of the signal being processed by the apparatus of the present invention of
FIG. 8B2 shows the spectrum of the signal being processed by the apparatus of the present invention of
FIG. 8B3 depicts the spectrum of the signal being processed by the Shaping Filter of the apparatus of the present invention of
FIG. 8C1 illustrates the cutoff Filter frequency response.
FIG. 8C2 depicts the spectrum of the signal being processed by the Cutoff Filter of the apparatus of the present invention of
Reference will now be made in detail to the preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents that may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be obvious to one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the present invention.
In the prior art implementation of an apparatus (not shown) for demodulating a digital input signal having a variable symbol rate, one has to use a synthesizer (not shown) to generate a proper clock signal for each input signal depending on the symbol rate to achieve the preferred (sample per symbol) ratio which is between (4–8) (samples per symbol) for a passband mode or 2–4 samples per symbol for a baseband mode. The apparatus 10 of the present invention is a simpler circuit than a prior art circuit because it utilizes a single clock for demodulating a digital input signal having a variable symbol rate without using a synthesizer which is an expensive device that is difficult to build.
In one embodiment of the present invention, for QAM demodulators output, as shown in
Referring still to
Referring still to
In one embodiment,
In one embodiment of the present invention in the passband mode,
In one embodiment of the present invention, the CIC Decimator 24 of
The frequency response of the CIC Decimator 110 is given by Eq. (2):
The conventional CIC Decimator (110 of
The conventional CIC decimator filter with M-cascaded sections 130 of
f0=fs/R; (4)
the transfer function of Eq. (3) becomes:
The transfer function 140 of Eq. (5) is plotted in
yN=xN (Output at time N)
yN=xN+1+xN (Output at time N+1)
yN+2+xN+1+xN (Output at time N+2)
yN+3+xN+2+xN+1+xN (Output at time N+3) (6)
On the other hand, the outputs 166 (168) of the circuitry of the present invention 160 (of
zN=0 (Output at time N)
zN+1=0 (Output at time N+1)
zN+2=xN (Output at time N)
zN+3=xN+1+xN (Output at time N+1)
zN+4=xN+2+xN+1+xN (Output at time N+2)
zN+5=xN+3+xN+2+xN+1+xN (Output at time N+3) (7)
It follows that:
yN=zN+2 (8)
Thus, the circuit 160 of
In one embodiment of the present invention, the CIC Decimator integrator circuit 160 of
In one embodiment of the present invention, the CIC Decimator integrator circuit 160 of
Indeed, in the conventional circuitry 180 of
cN=xN=xN−2 (Output of stage 1)
yN=cNcN−2 (Output of stage 2) (9)
Substituting for cN and cN−2
yN=(xN−xN−2)−(xN−2−xN−4)=xN−2xN−2+xN−4 (10)
On the other hand, the output yN 204 of the pipelined CIC comb filter section 200 of the present invention with latency of
cN=xN−xN−2 (Output of stage 1)
dN=cN−1 (Output of pipeline register)
yN=dN−dN−2 (Output of stage 2) (11)
Substituting for dN
yN=cN−1−cN−3 (12)
Substituting for cN−1 and cN−3
yN=(xN−1−xN−3)−(xN−3−xN−5)=(xN−1−2xN−3+xN−5) (13)
It follows:
yN+1=xN−2xN−2+xN−4 (14)
Therefore, the circuit 200 of
Referring still to
Similarly, in one embodiment of the present invention, depicted in
In one embodiment, the circuitry that implements the CIC Decimator 24 (of
The number of bits in the comb filter section and in the integrator section (accumulator and register) has to be larger than the bit size of the input signal by the number of bits due to the gain growth factor equal to log2 [(RN)]M. For R=2, N=2, M=8, we have the gain growth factor equal to log2 [(4)]8 =16 bits. So, starting with the input signal including 12 bits, one has to store at least 28 bits in the accumulator register of the CIC Decimator filter of the present invention. As it is well known to those skilled in the art, this can be easily achieved.
Referring still to
The chip clock rate limits the maximum baud rate that can be processed. For chip clock rate equal to 100 MHz, the maximum baud rate is equal to ½ chip clock=50 MHz, because the chip needs to have at least 2 samples per symbol the way the demodulator of the present invention is set up. The number of parallel sections K in the CIC K-stage integrator is equal to A/D rate divided by the chip clock rate. For A/D sample rate 800 MHz, and K=8, the chip can process 8 samples per chip clock. As the incoming signal spectrum is sampled faster, less complicated analog designs are required. The downside to the present circuit implementation is that the complexity of the circuit is transferred to the digital part of the circuit. However, the gain imbalances, quadrature imbalances, and DC offsets present in analog baseband circuits are on the order of (−30) dB in the best case scenario, whereas the compensation techniques employed in digital demodulators can reduce theses errors to a level of (−60) dB or better in hard-wired or software implementations. Therefore, the complexity of the digital part of the circuit is beneficial to the circuit performance, whereas the complexity of the analog part of the circuit is detrimental to the circuit performance.
As was discussed above, the CIC Decimator 24 of
In one embodiment of the present invention,
Referring still to
In one embodiment of the present invention, FIG. 8A3 depicts the CIC Decimate by 4 Filter 22 (of
In one embodiment of the present invention, FIG. 8B1 illustrates the spectrum of the desired pre-assigned signal 270 after the CIC Filtering (blocks 90–98 of
In one embodiment of the present invention, FIG. 8B3 depicts the flat spectrum of the desired pre-assigned signal 290 after the Shaper filter 26 (of
In one embodiment of the present invention, the Shaper filter 26 (of
The Shaper filter, as any other digital filter, can be implemented by using a finite impulse response (FIR) filters or infinite impulse response (IIR) filters. The complete discussion of the properties of FIR and IIR filters is given in the book “C Language Algorithms for Digital Signal Processing” by Paul M. Embree and Bruce Kimble, published by Prentice-Hall, Inc. in 1991 and incorporated herein by reference.
The digital filters are the special class of operators viewed in the frequency domain that might allow certain frequency components of the input signals to pass unchanged to the output while blocking other components. There are two broad classes of digital filters. According to the difference equation for a general operator, the common name for filters of the first type is finite impulse response (FIR) filters since their response to an impulse dies away in a finite number of samples. The second class of digital filters are infinite impulse response (IIR) filters. This class includes both autoregressive (AR) filters and the most general ARMA filters. In either type of IIR filter, a single-impulse response at the input can continue to provide output of infinite duration with a given set of coefficients. Stability can be a problem for IIR filter since with poorly chosen coefficients the output can grow without bound for some inputs.
The FIR filter is a preferred embodiment because it has no feedback and therefore unconditionally stable. Given the FIR equation for a filter, there are a number of implementation structures that can be used. Each structure, although mathematically equivalent, may produce different results due to numerical inaccuracies in the computer or special purpose hardware used.
In one embodiment of the present invention, as depicted in
In one embodiment of the present invention, the CIC Decimator 24 (of
The digital Shaper filter can be also implemented by using software design only. In one software embodiment, the Shaper filter 26 (of
Referring still to
In one embodiment of the present invention, the Cutoff Filter 28 (of
In one embodiment of the present invention, the
Referring still to
Referring still to
Referring still to
In one embodiment of the present invention,
If the snapshot rough frequency offset determined by the Coarse Frequency estimation block 32 is close to zero, the further high tuning frequency adjustment is performed by the carrier loop 36 of the demodulator 30 (of
Referring still to
In one embodiment, the algorithm comprises at least the following steps:
if a frequency update in the frequency accumulator exceeds a predetermined high frequency threshold; use a plurality of negative frequency coefficients for a next loop frequency update;
if the frequency update in the frequency accumulator is lower than a predetermined low frequency threshold; use a plurality of positive frequency coefficients for the next loop frequency update;
if a phase update in the phase accumulator exceeds a predetermined high phase threshold; use a plurality of negative phase coefficients for a next loop phase update;
and
if the phase update in the phase accumulator is lower than a predetermined low phase threshold; use a plurality of positive phase coefficients for the next phase loop update.
In one embodiment, the threshold is programmable depending on how far away the carrier frequency is from the center frequency of the Nyquist filter. Typically, the threshold is within (2–5) % of the frequency offset determined by the Coarse Frequency estimation block 32. The error signal 352 is used by the second order loop filter 354 to slowly adjust the carrier frequency value.
Referring still to
Referring still to
Referring still to
In one embodiment of the present invention, the CIC tuner loop filter 34 has 3 modes of frequency control, including ‘zero’ mode corresponding to the carrier loop with wide BW, and ‘+’, and ‘−’ modes corresponding to the carrier loop with narrow BW. In the ‘zero’ mode, the carrier frequency adjustment is done by carrier loop in the Demodulator because the adjustment has to be done fast. In ‘+’, or ‘−’ modes corresponding to narrow BW, the carrier frequency adjustment is done slowly by the CIC tuner loop filter 34 itself.
Referring still to
Another aspect of the present invention is directed to the method for demodulating a digital input signal having a pre-assigned symbol rate by using a single sample clock signal. The pre-assigned symbol rate is selected from the group consisting of a plurality of symbol rates.
In one embodiment of the present invention, the method (not shown) comprises the following steps: (A) down converting the input digital signal having the pre-assigned symbol rate from a carrier frequency to a baseband frequency by using a Complex Mixer; (B) performing a filtering-decimation operation by using a Cascaded Integrated Comb (CIC) Decimator filter in order to isolate the down converted digital signal having the pre-assigned symbol rate; (c) generating a CIC_output_signal having a CIC-shaped decimated spectrum by using the (CIC) Decimator filter; (D) restoring an original spectrum of the CIC_output_signal having the CIC-shaped decimated spectrum by using a Shaper filter, wherein an I component and Q component of a shaper_filter_output_signal include a shaper_signal component having the restored original spectrum of the pre-assigned signal and include an adjacent shaper-signal component having a spectrum that is adjacent to the restored original spectrum of the pre-assigned signal; (E) using a CIC cutoff filter to pass the shaper_signal component having the restored original spectrum of the pre-assigned signal and to pass a part of the adjacent signal having a spectrum part that is carved out by a frequency response function of the CIC cutoff filter; (F) demodulating and extracting a frequency component from the shaper_signal component having the restored original spectrum of the pre-assigned signal by using a Demodulator; (G) estimating a frequency offset between the pre-assigned carrier frequency and the real time frequency component of the shaper_signal component having the restored original spectrum of the pre-assigned signal by using a Coarse Frequency estimation block; and (H) completing a carrier recovery of the pre-assigned input digital signal by inserting the estimated by the Coarse Frequency estimation block frequency offset into a carrier loop by using a CIC tuner loop filter.
In one embodiment of the present invention, the step (H) of completing the carrier recovery of the pre-assigned input digital signal further includes the following steps: (H1) generating a control update signal by using a controller; (H2) updating a nominal frequency coefficient in the adaptive CIC tuner loop by using a nominal frequency update block under control of the control update signal; (H3) updating a coarse frequency offset coefficient in the adaptive CIC tuner loop by using a coarse frequency offset update block under control of the control update signal; and (H4) updating a phase coefficient in the adaptive CIC tuner loop by using a phase update block under control of the control update signal.
In one embodiment, the method of the present invention further includes the step of selecting a passband mode or a baseband mode of operation. In the baseband mode of operation, the Complex Mixer is clocked by a clock signal equal to an A/D sampling rate, and outputs Inphase and Quadrature outputs for each clock signal. In the passband mode of operation, the Complex Mixer is clocked by a clock signal equal to one half of said A/D sampling rate, and outputs Inphase and Quadrature outputs for each clock signal.
The foregoing description of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. Therefore, it is intended that the scope of the invention be defined by the claims appended hereto and their equivalents, rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.
Number | Name | Date | Kind |
---|---|---|---|
5375146 | Chalmers | Dec 1994 | A |
5425057 | Paff | Jun 1995 | A |
5487186 | Scarpa | Jan 1996 | A |
5495203 | Harp et al. | Feb 1996 | A |
5612975 | Becker et al. | Mar 1997 | A |
6141387 | Zhang | Oct 2000 | A |
6282248 | Farrow et al. | Aug 2001 | B1 |
20020122511 | Kwentus et al. | Sep 2002 | A1 |
20020156820 | Kishi | Oct 2002 | A1 |