The present invention relates to equalizers used in, for example, data transmission systems to compensate for the effects of intersymbol interference in the received signal.
A fundamental challenge in transmitting a data signal over a wireless channel is to overcome the time-dispersive signal distortion caused by multipath propagation. Consider a multipath channel with a delay span—or delay spread—of τS microseconds, i.e., the span over which multipath components are received above the thermal noise floor. The channel dispersion thus spans L=RτS data symbols, where R is the data signaling rate in Mbaud. Roughly speaking, a value of L greater than unity, or perhaps less, will tend to introduce problematic intersymbol interference (ISI) in the detection process.
A variety of solutions are available to meet the demand for increasingly higher data rates in wireless communication systems in light of the multipath dispersion problem. These can be grouped into three general categories: 1) avoid large delay spreads, τS; 2) avoid large signaling rates, R; 3) accept both large τS and large R, but mitigate the resultant impact of multipath dispersion.
The first solution category involves limiting propagation distances and differential path delays by employing small cells, cell-sectorization, or beam-forming. For example, WLANs (wireless local area networks) based on the IEEE 802.11b standard are designed to operate indoors, where τS tends to be less than 100 ns. Such small delay spreads allow data rates up to 11 Mb/s (the highest rate of 802.11b) with little or no ISI-mitigation required.
The second category of solutions includes “orthogonal multiplexing,” which involves demultiplexing a high data-rate signal, with data rate RT, onto Nc orthogonal sub-channels, each with a signaling rate R=RT/Nc that is sufficiently small to avoid ISI (i.e., narrowband sub-channels or, effectively, long data symbols). Examples of this general concept are multicarrier modulation or multiple-input multiple-output (MIMO) antenna systems. MIMO systems have the added advantage of increased data rates without requiring large radio bandwidths. Moreover, equalization techniques can be combined with MIMO to allow greater signaling rates in each sub-channel. One important implementation is OFDM (orthogonal frequency division multiplexing), which is used in the IEEE 802.11a standard for WLANs, and also included in the draft standard IEEE 802.16 for WMANs (wireless metropolitan area networks).
The third category includes many possible solutions, but they are generally referred to as types of wideband single-carrier transmission with equalization. There are two key advantages of wideband single-carrier transmission. First, the energy of each data symbol is effectively spread over all frequencies within the signal band, which offers an inherent frequency diversity (or “multipath diversity”). In contrast, the narrowband signals in the first two categories above are inherently vulnerable to frequency-flat fading, and so interleaving and coding are usually required. Second, the modulation properties of single-carrier transmission—e.g., peak power and signal constellation (and also its associated coding)—can easily be controlled. In a channel with a relatively small path loss, for example, a large signal constellation (e.g., 16-QAM or higher) could be employed to allow high bit rates; and in a channel with a large path loss, coding or a small constellation—such as a two-symbol, biphase shift keying (BPSK) constellation or a four-symbol, quadrature phase shift keying (QPSK) constellation—could be employed to ensure reliable communication. Such an adaptive modulation scheme requires minimal feedback from the receiver. In orthogonal multiplexing schemes, on the other hand, a bank of somewhat independent modulators needs to be controlled and so more feedback is generally required, especially in frequency-division duplex links. Moreover, multicarrier modulation transmission tends to exhibit a higher peak-to-average power ratio than single-carrier transmission does, and so its transmit power generally needs to be backed off, to some degree, to control peak power and avoid transmit amplifier clipping.
The catch with single-carrier transmission is that it requires adequate equalization, or ISI mitigation, in multipath-dispersive channels. Conceptually, the most basic type of equalizer is linear—it convolves the received signal with a filter response that attempts to undo the convolution imposed by the multipath channel. The fundamental problem with linear equalization (LE), however, is that it cannot both eliminate ISI and provide optimal noise suppression with the same receive filter.
An improved structure in this regard is the decision feedback equalizer (DFE), which comprises both a receive (“forward”) filter and a feedback filter, whereby detected data symbols are convolved with the feedback filter response to effect ISI-cancellation. In this way, the forward filter can focus less on equalization, and more on noise suppression. It can be shown that the Shannon capacity of a single-carrier transmission link with an idealized decision-feedback equalizer (infinite-length optimal filters, and no error propagation) is equal to that of idealized multicarrier modulation (assuming equal power across the signal band). That is, given some specified schemes for adaptive modulation and error-correction coding, one would expect the performance and throughput of a decision-feedback equalizer in a single-carrier transmission system to be similar to that of multicarrier modulation with adaptive modulation/coding in each tone. The key difference is that single-carrier transmission can, in general, achieve that performance and throughput with less feedback from the receiver to the transmitter.
A conventional implementation of either linear equalization or decision-feedback equalization employs transversal filters, or tapped delay lines. The length, N, of such a filter is usually linearly proportional to the maximum value of L for which the equalizer is designed. The complexity per received symbol thus grows with N, or even with N2 for some adaptive equalizer implementations. Time-domain equalizer designs are thus becoming less attractive, or prohibitively complex, in applications that are seeing increasingly large values of L, e.g., in broadband wireless data networks.
An alternative is frequency-domain equalization (FDE), which is based on the concept of fast convolution. Fast convolution of a signal with some desired filter response involves a) transforming the signal into the frequency domain, via the FFT (fast Fourier transform); b) multiplying the transformed signal with the filter's frequency response; and c) transforming the resultant signal back into the time-domain, via the IFFT (inverse FFT). It also usually involves breaking the input signal into manageable blocks of length N symbols, where N is usually some power of two greater than the filter length. This, in turn, may call for block-overlap procedures at the IFFT output. Whatever the case, the complexity per output sample of this FFT-based convolution grows logarithmically with N, a modest growth compared with the linear growth of time-domain convolution. It turns out that for N≧32 this kind of frequency-domain filtering is generally a more attractive option than its time-domain counterpart.
The concept of frequency domain equalization—for the purpose of combating time dispersion—is almost 30 years old. It has found little application over that time, however, because most practical communication links exhibited limited dispersion, and so time-domain equalizers were adequate. Moreover, practical limitations of digital signal processing technology have, in the past, made large FFTs infeasible. More recently, however, demand for high-speed wireless data applications and advances in DSP/ASIC technology have stimulated new interest in frequency-domain equalization. In March 2001, both single-carrier transmission and OFDM modes were accepted in the IEEE 802.16 draft standard for fixed broadband wireless systems, where the single-carrier transmission mode has been designed to work with frequency-domain equalization. Either mode breaks the transmitted data stream into blocks of length N symbols and appends to each block a cyclic prefix, whereby N and the prefix length are chosen to be at least as large as the expected maximum value of the dispersion span, L. The prefix ensures that the corresponding received signal blocks appear to have a periodic property, which is essential for OFDM to operate and also allows single-carrier transmission with frequency-domain equalization to operate without the need for block overlap methods (which increase complexity).
In principle, the complexities of OFDM and single-carrier transmission-frequency-domain equalization are comparable (they both grow logarithmically with N), and the operating mode selected would likely depend on channel conditions. For example, single-carrier transmission-frequency-domain equalization may be preferred over OFDM in high path loss channels for which a small modulation constellation and large peak power are preferred to ensure reliable communication.
Most work on frequency-domain equalization over the years has analyzed linear structures. However, in the development of the 802.16 standard, a receiver was proposed by Falconer et al in “Frequency domain equalization for 2-11 GHz broadband wireless systems,” IEEE 802.16 Open Forum Tutorials, January 2001 that included a time-domain decision-feedback equalizer interworking with a linear frequency-domain equalizer, this combination being referred to as a frequency-domain decision-feedback equalizer (frequency domain DFE).
An equalization arrangement in which both the linear and decision feedback equalizers are realized in the frequency domain is disclosed in K. Berberidis and J. Palicot, “A frequency domain decision feedback equalizer for multipath echo cancellation,” Proc. Globecom '95, Singapore, December 1995, pp. 98-102. Such an approach permits the synthesis of long feedback filters with a much smaller increase in receiver complexity than is the case when the feedback structure is implemented in the time domain. The frequency domain outputs of the linear and decision feedback equalizers are each converted back into the time domain, whereupon they are combined and decisions as to the transmitted symbols are formed in response to the combined signal. The decisions thus formed are used not only as a final output, but also as the decisions fed back (after being first transformed into the frequency domain) to the decision feedback equalizer. A least mean squared algorithm is used to adapt, or update, the responses of the linear and decision feedback equalizers.
The present invention is directed to an equalization arrangement in which, like the arrangement disclosed by Berberidis et al., both the linear and decision feedback equalizers are realized in the frequency domain. In accordance with the principles of the present invention, however, final decisions are not generated directly from the linear equalizer output. Rather, the output of the linear equalizer is used to form tentative decisions that are used as the decision inputs to the decision feedback equalizer. With this approach, all of the ISI cancellation is performed by the decision feedback equalizer. ISI pre-cursors are nonetheless cancelled with this approach because the decision feedback equalizer has knowledge of not only past decisions (for post-cursor cancellation) but also “future” decisions. These are available because of the tentative decisions generated in response to the output of the linear equalizer. In effect, each received block is processed twice, thereby providing enhanced ISI cancellation.
Embodiments of the invention may advantageously include channel-matched filtering prior to linear equalization processing, thereby enhancing the input signal's signal-to-noise ratio and thereby enhancing the effectiveness of the ISI cancellation carried out by the decision-feedback equalizer.
Embodiments of the invention may advantageously generate an estimate of the characteristics of the channel traversed by the received signal and that estimate may then be used to update parameters used to carry out at least one of the a) channel-matching filtering, b) linear equalization and c) decision feedback equalization. This approach is expected to provide better ISI cancellation and to allow the system to converge more quickly than if the updating were based on, for example, a least mean squares algorithm.
The receiver of
A receiver front end 10 receives a radio-frequency signal rBP(t) from the channel. That signal illustratively carries PSK symbols representing baseband data. The channel, and the characteristics of the signal itself, are such that the received signal contains a significant amount of intersymbol interference. Front end 10 performs such conventional processing as automatic gain control, demodulation and sampling, so as to provide blocks of time domain samples of the received signal to fast Fourier transform (FFT) block 20. Illustratively the sampling is such as to provide two samples per symbol interval, each block thus comprising 2N samples rk for k=0, 1, . . . 2N−1. The use of 2N samples rather than N samples takes account of the fact that the channel is not an ideal one. FFT processor 20 operates on the current received block rk to generate, for each such block, a discrete frequency-domain representation thereof R(f) comprising N frequency domain samples. The mapping from 2N input samples to N output samples can be carried out using the technique disclosed in co-pending, commonly assigned U.S. patent application Ser. No. 09/204,256, filed Dec. 3, 1998 and entitled “Adaptive Frequency Domain Equalizer,” hereby incorporated by reference. Each set of frequency domain samples is applied to frequency domain processor 30 and, more particularly, to channel matched filter 301 thereof. The response of channel matched filter 301 is matched to the channel over which the signal has passed—that channel effectively including the physical, over-the-air signal path as well as receiver front end 10. The response of channel matched filter 301 is such as would maximize the signal-to-noise ratio of the received signal (strictly speaking, the signal-to-noise ratio of the time-domain version of the received signal) in the absence of intersymbol interference (ISI), thereby enhancing the effectiveness of the ISI cancellation carried out by decision-feedback equalizer 322 discussed below. The specific processing carried out in order to develop the response of channel-matched filter 301 is illustratively implemented in accordance with Eq. 6 below.
Each resulting block of filtered frequency domain samples, denoted XMF(f) is applied to linear equalization processor 321, which multiplies each frequency domain sample by a respective coefficient value. The ensemble of such coefficients defines processor 321's response. That response is such as to provide a frequency domain representation of the time domain sample block from which at least a portion of the intersymbol interference has been removed. The combination of channel-matched filter 301 and linear equalization processor 321 constitutes an overall linear equalizer. The specific processing carried out in order to develop the response of linear equalization processor 321 is illustratively implemented in accordance with Eqs. 9 and 32 below.
The output of linear equalization processor 321, XLE(f), is converted into the time domain samples by inverse fast Fourier transform (IFFT) block 41. The resulting time domain samples are sliced by slicer 51, resulting in a detected signal comprising tentative decisions as to the transmitted symbols. In alternative embodiments of the invention, one might think about supplanting the functions of slicer 51 (and slicer 52 discussed below) with a structure that utilizes so-called soft decisions such as would be provided by a Viterbi decoder.
The tentative decisions are thereupon subjected to decision feedback equalization in order to remove at least a portion of the residual ISI. In accordance with the principles of the invention, that decision feedback equalization is performed in the frequency domain. To that end, blocks of N symbol decisions output from slicer 51 are applied to FFT processor 42 so as to provide a frequency domain representation {circumflex over (X)}LE(f) of the linear-equalized and detected input signal block. Frequency domain processor 30 includes decision-feedback equalizer 322 which, like linear equalization processor 321, multiplies each frequency domain sample by a respective coefficient. The ensemble of such coefficients defines decision-feedback equalizer 322's response, which is such as to provide to one input of combiner 323 a frequency domain representation ISI(f) of the ISI in the output of the channel-matched filter. The specific processing carried out in order to develop the response of decision-feedback equalizer 322 is illustratively implemented in accordance with Eq. 17 below.
The other input of combiner 323 is the output signal of channel-matched filter 301, thereby providing at the output of combiner 323 a frequency-domain representation XDFE(f) of the input signal block rk but with a significant amount of the ISI now having been removed. IFFT processor 43 converts the combiner output back into the time domain. The resulting time domain samples are sliced by slicer 52, resulting in a signal comprising estimates of the transmitted symbols that, in general, will have fewer errors than the tentative decisions provided by slicer 51.
The symbol estimates generated by slicer 52 are applied to receiver back-end 60 which performs such functions as source decoding, descrambling, if necessary, and other functions required to recover the data bits represented by the transmitted symbols.
As described more fully hereinbelow, the aforementioned responses of channel-matched filter 301, linear equalization processor 321 and decision-feedback equalizer 322 are all derived from an estimate, {tilde over (H)}(f), of the channel response H(f), the estimate being provided by channel estimator 311. The response of linear equalization processor 321 also depends on a parameter β, as described below, that is also provided by channel estimator 311. The specific processing carried out in order for channel estimator 311 to develop {tilde over (H)}(f) and an estimate of β, {tilde over (β)}, is illustratively implemented in accordance with Eqs. 29-32 below. For the present it suffices to note that channel estimator 311 develops its estimates of the channel response in response to the frequency-domain representation R(f) of each input sample block rk, provided by FFT processor 20, and a second input. As indicated symbolically by switch 326, that second input is either a training block used during start-up or the blocks of symbol estimates generated by slicer 52 during ongoing operation, this being a decision-directed, or tracking, mode of operation. To this end, the blocks of the symbol estimates generated by slicer 52 are transformed into the frequency domain by FFT processor 44, resulting in signal {circumflex over (X)}DFE(f) and applied to channel estimator 311 during post-start-up operation of the receiver.
It would be theoretically possible to have FFT processor 44 provide a new output each time slicer 52 provides a new output, by adding the new output to the symbol block that is input to processor 44 while dropping off the oldest one. Such an approach would add greatly to the complexity of the receiver, however. Rather, in preferred embodiments of the invention, adaptation, or updating, of the channel estimate generated by channel estimator 311, and thus adaptation, or updating, of the responses of channel-matched filter 301, linear equalization processor 321 and decision-feedback equalizer 323 is carried out on a block basis. That is, it is only when a whole new block of symbol estimates—corresponding to a particular block rk of time domain input samples—is available at the output of slicer 51 that channel estimator 311 is caused to generate a new channel estimate. Adapting in this way, i.e., on a block basis, is potentially disadvantageous in that it renders the receiver more susceptible to channel estimation errors if, for example, the channel happens to be changing rapidly. However, it renders the receiver capable not only of the post-cursor ISI cancellation afforded by a standard DFE, but pre-cursor ISI cancellation, as well. This advantage can help offset any impact of increased channel estimation errors.
As discussed more fully hereinbelow, the overall error performance of a system that includes the receiver of
The improved performance of a receiver embodying the principles of the invention over a frequency domain linear equalizer (as shown in the following section) is achieved with a relatively modest (something like 20%) increase in complexity (complexity being gauged by, for example, the number of complex operations per bit entailed by the processing). And as to the frequency domain DFE itself, it was observed that increasing the block size in the range N=256-4096 increased the per-bit complexity by only 12%, illustrating the modest growth of FDE complexity. Two-branch diversity (M=2) increased the processing complexity by 54%. In addition, using QPSK with M=2 increased the operations per bit by only 8% over the use of BPSK with M=1.
Simulation results confirm the general trends of the theoretical results, although with the performance of the frequency domain DFE being not quite as good as the theory predicts.
Table I shows channel estimation results for training versus tracking (i.e., decision-directed) modes and for two tracking mode block sizes (the longer block size improves noise averaging; the alternative is to average channel estimates over multiple blocks). The ranges shown are for increasing SNR (again, for bit-error rates in the range 10−5 to 10−2) and the degradation is approximately the same for both the frequency domain linear equalizer and the frequency domain DFE. Although the channel estimation algorithm that was used in carrying out the simulations exhibited some anomalies, it seems clear that with a slowly fading channel and sufficient noise averaging, the channel estimator should generally be able to contain the SNR degradation within 1 dB.
A. Data Transmission
B. Channel Model
C. Receiver
C.1 FD-LE
C.2 FD-DFE
C.3 Diversity Reception
D. Channel Estimation
The foregoing merely illustrates the principles of the invention and many variations are possible. For example, the particular modulation techniques, bit rates, and other parameters that characterize the embodiments shown and described herein are all merely illustrative. The invention is not limited to wireless systems but, rather, can be used in a variety of applications in which equalization is appropriate. Moreover, arrangements embodying the principles of the invention may operate on signals having additional aspects not explicitly described herein, such as trellis or convolutional coding.
All examples and conditional language recited herein are principally intended expressly to be only for pedagogical purposes to aid the reader in understanding the principles of the invention and the concepts contributed by the inventor(s) to furthering the art, and are to be construed as being without limitation to such specifically recited examples and conditions. Moreover, all statements herein reciting principles, aspects, and embodiments of the invention, as well as specific examples thereof, are intended to encompass both structural and functional equivalents thereof. Additionally, it is intended that such equivalents include both currently known equivalents as well as equivalents developed in the future, i.e., any elements developed that perform the same function, regardless of structure.
The block diagrams herein represent conceptual views of illustrative circuitry embodying the principles of the invention. Thus the functions of the various elements shown in the FIGS. may be provided through the use of dedicated hardware as well as hardware capable of executing software. The functions of those various elements may be implemented by, for example, digital signal processor (DSP) hardware, network combiner, application specific integrated circuit (ASIC), field programmable gate array (FPGA), read-only memory (ROM) for storing software, random access memory (RAM), and non-volatile storage. Indeed, it is envisioned that the processing by which the principles of the invention are realized will probably be implemented not by discrete circuit elements but by program code. Again, it is envisioned that the functions of such elements would be realized via appropriate program code. Thus such terms as “circuitry” and “processor” as used herein are intended to refer to arrangements of any of these or other types capable of performing the function(s) described.
Nor it is required that individual elements that provide identical functions to one another, such as the disclosed FFTs and IFFTs, be replicated in a practical realization of the invention. Rather, a program module implementing any particular such function would be executed whenever the function in question was needed to be performed.
In the claims hereof any element expressed as a means for performing a specified function is intended to encompass any way of performing that function including, for example, a) a combination of circuit elements which performs that function or b) software in any form, including, therefore, firmware, microcode or the like, combined with appropriate circuitry for executing that software to perform the function. The invention as defined by such claims resides in the fact that the functionalities provided by the various recited means are combined and brought together in the manner which the claims call for. Applicants thus regard any means which can provide those functionalities as equivalent to those shown herein.
It will thus be appreciated that those skilled in the art will be able to devise various arrangements which, although not explicitly described or shown herein, embody the principles of the invention and are included within their spirit and scope.
This is a continuation of U.S. patent application Ser. No. 10/411,684, filed Apr. 11, 2003 now U.S. Pat. No. 7,212,569, which claimed the benefit of U.S. provisional application No. 60/392,876 entitled “Frequency Domain Decision Feedback Equalizer” filed on Jun. 28, 2002.
Number | Name | Date | Kind |
---|---|---|---|
6912258 | Birru | Jun 2005 | B2 |
7012957 | Allpress et al. | Mar 2006 | B2 |
7054354 | Gorokhov et al. | May 2006 | B2 |
7075967 | Struhsaker et al. | Jul 2006 | B2 |
20020106040 | Malkemes et al. | Aug 2002 | A1 |
20030231709 | Pare et al. | Dec 2003 | A1 |
Number | Date | Country | |
---|---|---|---|
60392876 | Jun 2002 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10411684 | Apr 2003 | US |
Child | 11788058 | US |