Embodiments in accordance with the present invention relate to systems and methods for frequency specific closed loop feedback control of integrated circuits.
In order to operate an integrated circuit, e.g., a microprocessor, in an efficient manner, for example, to consume a low amount of energy to accomplish a task, it is known to adjust various controlling parameters. These parameters may include an operating voltage that can be adjusted to a value characteristic of an advantageous power condition in accordance with the task to be accomplished. For example, an operating voltage is set to a minimized value consistent with a desired frequency of operation. In the conventional art, such operating points are determined in an open loop manner.
Therefore, systems and methods for frequency specific closed loop feedback control of integrated circuits are highly desired.
Accordingly, systems and methods for frequency specific closed loop feedback control of integrated circuits are disclosed. In one embodiment, a plurality of controllable inputs to an integrated circuit is adjusted to achieve a frequency specific predetermined value of a dynamic operating indicator of the integrated circuit at the desired specific operating frequency. The predetermined value is stored in a data structure within a computer usable media. The data structure comprises a plurality of frequency specific predetermined values for a variety of operating frequencies. An operating condition of an integrated circuit is controlled via closed loop feedback based on dynamic operating indicators of the measured behavior of the integrated circuit.
In accordance with other embodiments of the present invention, a plurality of controllable input values to an integrated circuit is determined that achieves a desirably low power operating condition of the integrated circuit for a given operating frequency.
In accordance with yet other embodiments of the present invention, a dynamic operating condition of an integrated circuit is measured for a specific operating frequency at controllable input values that achieve an advantageous low power operating condition of the integrated circuit.
In one exemplary embodiment of the present invention, the integrated circuit is a microprocessor capable of operating at various frequencies and voltages.
In the following detailed description of the present invention, system and method for frequency specific closed loop feedback control of integrated circuits, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one skilled in the art that the present invention may be practiced without these specific details or with equivalents thereof. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the present invention.
Notation And Nomenclature
Some portions of the detailed descriptions that follow (e.g., process 200) are presented in terms of procedures, steps, logic blocks, processing, and other symbolic representations of operations on data bits that can be performed on computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. A procedure, computer executed step, logic block, process, etc., is here, and generally, conceived to be a self-consistent sequence of steps or instructions leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated in a computer system. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.
It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, discussions utilizing terms such as “storing” or “dividing” or “computing” or “testing” or “calculating” or “determining” or “storing” or “measuring” or “adjusting” or “generating” or “performing” or “comparing” or “synchronizing” or “accessing' or “retrieving” or “conveying” or “sending” or “resuming'” or “installing” or “gathering” or the like, refer to the action and processes of a computer system, or similar electronic computing device” that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.
Embodiments of the Invention
Embodiments in accordance with the present invention are described in the context of design and operation of integrated semiconductors. More particularly, embodiments of the present invention relate to systems and methods for frequency specific closed loop feedback control of integrated circuits. It is appreciated, however, that elements of the present invention may be utilized in other areas of semiconductor operation.
Several operational indicators of an integrated circuit, e.g., a microprocessor, can be measured dynamically, e.g., in-situ while the integrated circuit is in operation. For example, the operating temperature of the integrated circuit can be measured. Such measurements can be external, e.g., via an applied thermocouple, or they can be made internally, e.g., via on-chip measurement circuits.
A wide variety of integrated circuit characteristics can be measured or determined, either directly or inferred from other characteristics, while the device is operating. For example, in addition to temperature, other characteristics such as gate delays, metal delays, leakage current, “on” current, relative behavior of NMOS and PMOS devices, maximum frequency and the like can be measured or determined for the instant operating conditions of an integrated circuit. Co-pending, commonly owned U.S. patent application Ser. No. 10/124,152, filed Apr. 16, 2002, now U.S. Pat. No. 6,882,172, entitled “System and Method for Measuring Transistor Leakage Current with a Ring Oscillator” and incorporated by reference herein, provides exemplary systems and methods of such dynamic determinations, or dynamic operating indicators, that are well suited to embodiments in accordance with the present invention.
Such measurements or indications are typically made available, e.g., to state machines and/or processor control software, via registers. Such register values frequently comprise a count of a number of events, e.g., oscillations of a ring oscillator in a given time interval. For the purpose of illustrating embodiments in accordance with the present invention, a model of a register reporting a value that is correlated to an operating characteristic of an integrated circuit is employed. It is to be appreciated, however, that embodiments in accordance with the present invention are well suited to a variety of systems and methods of determining and reporting dynamic operating conditions of an integrated circuit.
Conversion of a measured quantity, e.g., oscillations of a ring oscillator, into a usable metric related to the measured quantity, e.g., a frequency measurement, e.g., in hertz, or a count of oscillations per unit time, can be embodied in either software or hardware, and all such embodiments are to be considered within the scope of the present invention. For example, logic circuitry can increment a counting register for each oscillation for a period of time. Alternatively, for example, a software timing loop, with or without hardware timing assistance, can count a number of oscillations per unit time. In accordance with embodiments of the present invention, dynamic condition reporting registers, e.g., dynamic condition reporting registers R1101, R2102 and R3103, can refer to any memory location utilized to store such indications of a dynamic condition.
As operating conditions of microprocessor 100 change, values reported by dynamic condition reporting registers R1101, R2102 and R3103 will generally change. For example, operating voltage and operating temperature are strong influences on a maximum operating frequency achievable by an integrated circuit. As operating voltage and/or operating temperature vary, so too in general will the values reported by dynamic condition reporting registers R1101, R2102 and R3103.
For example, dynamic condition reporting register R1101 can indicate a number of oscillations per time of a ring oscillator comprising complementary metal oxide inverter gates. Such a circuit can be utilized to indicate gate delays for the microprocessor at the instant operating conditions, e.g., operating temperature, operating voltage and the like. Similarly, other dynamic condition reporting registers can indicate other operational characteristics of microprocessor 100. For example, device leakage, gate leakage, temperature, metal delays, “on” current, behavior of n type and p type devices and/or relative behavior of n type and p type devices can be reported by dynamic condition reporting registers.
Most useful dynamic conditions indications will have a correlation with maximum achievable operating frequency of an integrated circuit at those operating conditions. For example, an indication of operating temperature will generally have a negative correlation with maximum achievable operating frequency. For example, as operating temperature increases, maximum achievable operating frequency decreases. Other dynamic condition indications may have a positive correlation with maximum achievable operating frequency. For example, the number of oscillations of a ring oscillator per unit time will generally increase as maximum achievable operating frequency of an integrated circuit increases.
Such correlations among dynamic conditions and maximum achievable operating frequency can be utilized in a system of closed loop feedback involving the condition registers, to optimize power consumption for operating an integrated circuit at a particular frequency.
For example, an integrated circuit tester can run test vectors against an integrated circuit at a particular operating frequency for a fixed operating temperature. Controllable inputs to the integrated circuit, e.g., operating voltage and/or body biasing voltages, can be adjusted to decrease power consumption of the integrated circuit consistent with proper operation at the particular operating frequency. Power consumption of the integrated circuit should be minimized consistent with proper operation at the particular operating frequency.
In optional block 220, a dynamic operating indicator of the integrated circuit is observed for the specific operating frequency at the controllable input values determined in block 210. For example, a dynamic condition reporting register value corresponding to a ring oscillator can be read, either by an integrated circuit tester or under software control. It is to be appreciated that such dynamic operating conditions are generally determined in digital form, e.g., as a count of events. However, embodiments in accordance with the present invention are well suited to the use of analog condition reporting, e.g., a condition expressed as a voltage or charge stored on a floating gate. Blocks 210 and 220 can optionally be repeated for a plurality of different operating frequencies.
In optional block 230, the dynamic operating indicator value is stored to a first computer usable media. Such a dynamic operating condition value is well suited to a wide variety of storing methods and media. For example, such a value can be stored in non-volatile memory of the integrated circuit, in non-volatile memory of an integrated circuit package, or on media separate from the integrated circuit, e.g., on a separate non-volatile memory integrated circuit or in a computer system database. In accordance with an embodiment of the present invention, the indicator may be stored in a register of a microprocessor.
In block 235, a desired operating frequency for the integrated circuit is accessed. There are a variety of well known techniques for determining such a desirable operating frequency.
In optional block 240, the frequency specific predetermined dynamic operating indicator value is accessed from a second computer usable media. The frequency specific predetermined dynamic operating indicator value corresponds to the desired operating frequency accessed in block 235. It is to be appreciated that the first and second computer usable media can be the same media. Alternatively, the first and second computer usable media can be separate media. Embodiments in accordance with the present invention are well suited to utilizing a wide variety of media and techniques known to the data processing arts to transfer information of the dynamic operating condition between the first and second computer usable media.
In block 250, a plurality of controllable inputs to an integrated circuit is adjusted to achieve the predetermined value of a dynamic operating indicator of the integrated circuit. It is to be appreciated that, in general, each controllable input can be adjusted independently of other such controllable inputs. In some cases, a range of controllable input values, e.g., a body bias voltage, can be influenced by another controllable input value, e.g., operating voltage.
In block 255, the integrated circuit is operated at the desired operating frequency. In optional block 260, blocks 250 and 255 are periodically repeated.
In accordance with embodiments of the present invention, the predetermined dynamic operating condition can be determined for a specific integrated circuit or for a group of integrated circuits, e.g., those from a common wafer, a production run or by part number.
In accordance with other embodiments of the present invention, the predetermined dynamic operating condition may comprise evaluation of a function and/or lists of values. Such a function may present a condition that the system attempts to have dynamic operating indicators meet. For example, it may be desirable to control a combination of dynamic operating condition values. Referring once again to
In this novel manner, an operating condition of an integrated circuit, e.g., power consumption of a microprocessor, can be advantageously controlled via closed loop feedback based on dynamic operating indicators of the integrated circuit's behavior for a desired operating frequency. Under the conventional art, controllable inputs to an integrated circuit, e.g., operating voltage, were based on open loop methods that provided, for example, a recommended operating voltage for a given operating frequency and temperature.
Computer system 300 further comprises a first variable voltage supply 310 to provide an operating voltage to microprocessor 100. Optionally, computer system 300 can comprise a second variable voltage supply 320 to provide a body biasing voltage to n type devices, e.g., NMOS devices, of microprocessor 100. Similarly, computer system 300 can optionally comprise a third variable voltage supply 330 to provide a body biasing voltage to p type devices, e.g., PMOS devices, of microprocessor 100.
Computer system 300 also comprises a memory 340 coupled to microprocessor 100 that can be used to store data and programs for execution on microprocessor 100. Further, computer system 300 comprises a memory 350 for storing a predetermined value for a dynamic condition indicator. Memory 350 is well suited to being a part of memory 340, e.g., a location within memory 350.
The predetermined value for a dynamic condition indicator stored in memory 350, “27000000,” represents a value of dynamic condition reporting register R1101 that was previously determined. For example, this value can represent the value of dynamic condition reporting register R1101 that corresponds to the lowest power operation of microprocessor 100 at a particular operating frequency, e.g., 500 MHz.
Referring now to
Referring now to
Microprocessor 400 further comprises a plurality of dynamic operating indicators for indicating operating conditions of microprocessor 400, e.g., dynamic operating indicator circuits 440, 450, 460, 470, and 480. One or more of dynamic operating indicator circuits 440, 450, 460, 470, and 480 are well suited to the systems and methods taught in co-pending, commonly owned U.S. patent application Ser. No. 10/124,152, filed Apr. 16, 2002, now U.S. Pat. No. 6,882,172, entitled “System and Method for Measuring Transistor Leakage Current with a Ring Oscillator” and incorporated by reference herein.
Typically such dynamic operating indicator circuits will be situated in a variety of locations throughout a microprocessor integrated circuit. A wide variety of factors, including semiconductor process variation across an integrated circuit and other well known circuit layout influences, should be utilized to determine where such dynamic operating indicator circuits. Generally, each dynamic operating indicator circuit, e.g., dynamic operating indicator circuit 440, will have an associated dynamic operating indicator, e.g., register 401. The dynamic operating indicator 401 presents a measurement of a current integrated circuit operating characteristic, as measured by a dynamic operating indicator circuit, to microprocessor circuitry and/or software in a straightforward manner. It is to be appreciated that a direct correspondence between dynamic operating indicator circuits and dynamic operating indicators is exemplary, and that other structures to determine a current integrated circuit operating characteristic are well suited to embodiments in accordance with the present invention.
Data structure 500 comprises a plurality of sets of dynamic operating indicator values, for example dynamic operating indicator set values 510, 520 and 530. Each set or “record” of dynamic operating indicator values comprises values of dynamic operating indicators that achieve a desired power operating condition of the integrated circuit for a specific operating frequency. Therefore, each record instantiation is specific for an operating frequency. Alternatively, in accordance with other embodiments of the present invention, a function can provide dynamic operating indicator values for a plurality of frequencies.
It is to be appreciated that the dynamic operating indicator values need not indicate a value in any standard units, e.g., nanoseconds. Rather, the dynamic operating indicator values should correspond to values of dynamic operating indicators, e.g., registers R1101, R2102 and/or R3103 of
As shown in data structure 500, dynamic operating indicator set 510 is a set of dynamic operating indicator values for an operating frequency of 600 MHz. Similarly, dynamic operating indicator set 520 is a set of dynamic operating indicator values for an operating frequency of 800 MHz. Likewise, dynamic operating indicator set 530 is a set of dynamic operating indicator values for an operating frequency of 1 GHz.
For example, referring once again to
Similarly, the values of dynamic condition reporting registers R1101, R2102 and R3103 can be recorded for a desired power operating condition, e.g., minimum power, of microprocessor 100 at an operating frequency of 800 MHz. Such values are stored in dynamic operating indicator set 520. Likewise, the values of dynamic condition reporting registers R1101, R2102 and R3103 can be recorded for a desired power operating condition, e.g., minimum power, of microprocessor 100 at an operating frequency of 1 GHz. Such values are stored in dynamic operating indicator set 530.
Embodiments in accordance with the present invention, systems and methods for frequency specific closed loop feedback control of integrated circuits, are thus described. While the present invention has been described in particular embodiments, it should be appreciated that the present invention should not be construed as limited by such embodiments, but rather construed according to the below claims.
The present application is a continuation of U.S. patent application Ser. No. 12/552,243, filed Sep. 1, 2009, now U. S. Pat. No. 8,040,149, entitled “Frequency Specific Closed Loop Feedback Control Of Integrated Circuits,” naming Kleanthes G. Koniaris and James B. Burr as inventors, assigned to the assignee of the present invention, which in turn is a continuation of U.S. patent application Ser. No. 11/528,031, filed Sep. 26, 2006, now U.S. Pat. No. 7,626,409, entitled “Frequency Specific Closed Loop Feedback Control Of Integrated Circuits,” naming Kleanthes G. Koniaris and James B. Burr as inventors, assigned to the assignee of the present invention, which is a continuation of U.S. patent application Ser. No. 10/956,217, filed Sep. 30, 2004, now U.S. Pat. No. 7,112,978, entitled “Frequency Specific Closed Loop Feedback Control Of Integrated Circuits,” naming Kleanthes G. Koniaris and James B. Burr as inventors, assigned to the assignee of the present invention. These applications are incorporated herein by reference in their entirety and for all purposes. Application Ser. No. 10/956,217, now U.S. Pat. No. 7,112,978, is a continuation-in-part of U.S. patent application Ser. No. 10/124,152, filed Apr. 16, 2002, now U.S. Pat. No. 6,882,172, entitled “System and Method for Measuring Transistor Leakage Current with a Ring Oscillator,” naming Suzuki and Burr as inventors, assigned to the assignee of the present invention, which is hereby incorporated herein by reference in its entirety and for all purposes. Application Ser. No. 10/956,217, now U.S. Pat. No. 7,112,978, is also a continuation-in-part of U.S. patent application Ser. No. 10/672,793, filed Sep. 26, 2003, now U.S. Pat. No. 6,885,210, entitled “A System and Method for Measuring Transistor Leakage Current with a Ring Oscillator with Backbias Controls,” naming Suzuki as the inventor, assigned to the assignee of the present invention, which is hereby incorporated herein by reference in its entirety and for all purposes.
Number | Name | Date | Kind |
---|---|---|---|
4335445 | Nercessian | Jun 1982 | A |
4679130 | Moscovici | Jul 1987 | A |
4739252 | Malaviya et al. | Apr 1988 | A |
4893228 | Orrick et al. | Jan 1990 | A |
5086501 | DeLuca et al. | Feb 1992 | A |
5103110 | Housworth et al. | Apr 1992 | A |
5167024 | Smith et al. | Nov 1992 | A |
5201059 | Nguyen | Apr 1993 | A |
5204863 | Saint-Joigny et al. | Apr 1993 | A |
5218704 | Watts, Jr. et al. | Jun 1993 | A |
5230055 | Katz et al. | Jul 1993 | A |
5239652 | Seibert et al. | Aug 1993 | A |
5410278 | Itoh et al. | Apr 1995 | A |
5422591 | Rastegar et al. | Jun 1995 | A |
5422806 | Chen et al. | Jun 1995 | A |
5440520 | Schutz et al. | Aug 1995 | A |
5461266 | Koreeda et al. | Oct 1995 | A |
5502838 | Kikinis | Mar 1996 | A |
5511203 | Wisor et al. | Apr 1996 | A |
5513152 | Cabaniss | Apr 1996 | A |
5519309 | Smith | May 1996 | A |
5560020 | Nakatani et al. | Sep 1996 | A |
5568103 | Nakashima et al. | Oct 1996 | A |
5592173 | Lau et al. | Jan 1997 | A |
5594360 | Wojciechowski | Jan 1997 | A |
5610533 | Arimoto et al. | Mar 1997 | A |
5680359 | Jeong | Oct 1997 | A |
5682093 | Kivela | Oct 1997 | A |
5692204 | Rawson et al. | Nov 1997 | A |
5717319 | Jokinen | Feb 1998 | A |
5719800 | Mittal et al. | Feb 1998 | A |
5727208 | Brown | Mar 1998 | A |
5745375 | Reinhardt et al. | Apr 1998 | A |
5752011 | Thomas et al. | May 1998 | A |
5754869 | Holzhammer et al. | May 1998 | A |
5757171 | Babcock | May 1998 | A |
5764110 | Ishibashi | Jun 1998 | A |
5778237 | Yamamoto et al. | Jul 1998 | A |
5796313 | Eitan | Aug 1998 | A |
5812860 | Horden et al. | Sep 1998 | A |
5815724 | Mates | Sep 1998 | A |
5825674 | Jackson | Oct 1998 | A |
5848281 | Smalley et al. | Dec 1998 | A |
5880620 | Gitlin et al. | Mar 1999 | A |
5884049 | Atkinson | Mar 1999 | A |
5894577 | MacDonald et al. | Apr 1999 | A |
5923545 | Nguyen | Jul 1999 | A |
5933649 | Lim et al. | Aug 1999 | A |
5940785 | Georgiou et al. | Aug 1999 | A |
5940786 | Steeby | Aug 1999 | A |
5973526 | Dabral | Oct 1999 | A |
5974557 | Thomas et al. | Oct 1999 | A |
5977763 | Loughmiller et al. | Nov 1999 | A |
5996083 | Gupta et al. | Nov 1999 | A |
5996084 | Watts | Nov 1999 | A |
6011403 | Gillette | Jan 2000 | A |
6035407 | Gebara et al. | Mar 2000 | A |
6047248 | Georgiou et al. | Apr 2000 | A |
6048746 | Burr | Apr 2000 | A |
6055655 | Momohara | Apr 2000 | A |
6078319 | Bril et al. | Jun 2000 | A |
6087892 | Burr | Jul 2000 | A |
6091283 | Murgula et al. | Jul 2000 | A |
6091300 | Setty et al. | Jul 2000 | A |
6097242 | Forbes et al. | Aug 2000 | A |
6118306 | Orton et al. | Sep 2000 | A |
6119241 | Michail et al. | Sep 2000 | A |
6141762 | Nicol et al. | Oct 2000 | A |
6157092 | Hofmann | Dec 2000 | A |
6172943 | Yuzuki | Jan 2001 | B1 |
6202104 | Ober | Mar 2001 | B1 |
6216235 | Thomas et al. | Apr 2001 | B1 |
6218708 | Burr | Apr 2001 | B1 |
6218892 | Soumyanath et al. | Apr 2001 | B1 |
6218895 | De et al. | Apr 2001 | B1 |
6229747 | Cho et al. | May 2001 | B1 |
6232793 | Arimoto et al. | May 2001 | B1 |
6232827 | De et al. | May 2001 | B1 |
6242936 | Ho et al. | Jun 2001 | B1 |
6272642 | Pole, II et al. | Aug 2001 | B2 |
6279048 | Fadavi-Ardekani et al. | Aug 2001 | B1 |
6303444 | Burr | Oct 2001 | B1 |
6304824 | Bausch et al. | Oct 2001 | B1 |
6311287 | Dischler et al. | Oct 2001 | B1 |
6314522 | Chu et al. | Nov 2001 | B1 |
6341087 | Kunikiyo | Jan 2002 | B1 |
6345363 | Levy-Kendler | Feb 2002 | B1 |
6347379 | Dai et al. | Feb 2002 | B1 |
6378081 | Hammond | Apr 2002 | B1 |
6388432 | Uchida | May 2002 | B2 |
6392467 | Oowaki et al. | May 2002 | B1 |
6407571 | Furuya et al. | Jun 2002 | B1 |
6411156 | Borkar | Jun 2002 | B1 |
6415388 | Browning et al. | Jul 2002 | B1 |
6422746 | Weiss et al. | Jul 2002 | B1 |
6425086 | Clark et al. | Jul 2002 | B1 |
6426641 | Koch et al. | Jul 2002 | B1 |
6427211 | Watts, Jr. | Jul 2002 | B2 |
6442746 | James et al. | Aug 2002 | B1 |
6456157 | Forbes et al. | Sep 2002 | B1 |
6457134 | Lemke et al. | Sep 2002 | B1 |
6457135 | Cooper | Sep 2002 | B1 |
6466077 | Miyazaki et al. | Oct 2002 | B1 |
6476632 | La Rosa et al. | Nov 2002 | B1 |
6477654 | Dean et al. | Nov 2002 | B1 |
6484265 | Borkar et al. | Nov 2002 | B2 |
6487668 | Thomas et al. | Nov 2002 | B2 |
6489224 | Burr | Dec 2002 | B1 |
6489796 | Tomishima | Dec 2002 | B2 |
6510400 | Moriyama | Jan 2003 | B1 |
6510525 | Nookala et al. | Jan 2003 | B1 |
6513124 | Furuichi et al. | Jan 2003 | B1 |
6518826 | Zhang | Feb 2003 | B2 |
6519706 | Ogoro | Feb 2003 | B1 |
6574739 | Kung et al. | Jun 2003 | B1 |
6600346 | Macaluso | Jul 2003 | B1 |
6614301 | Casper et al. | Sep 2003 | B2 |
6621325 | Hart et al. | Sep 2003 | B2 |
6653890 | Ono et al. | Nov 2003 | B2 |
6657504 | Deal et al. | Dec 2003 | B1 |
6731157 | Fulkerson | May 2004 | B2 |
6777978 | Hart et al. | Aug 2004 | B2 |
6784722 | Tang et al. | Aug 2004 | B2 |
6792379 | Ando | Sep 2004 | B2 |
6794630 | Keshavarzi et al. | Sep 2004 | B2 |
6812758 | Gauthier et al. | Nov 2004 | B2 |
6815971 | Wang et al. | Nov 2004 | B2 |
6847252 | Ono et al. | Jan 2005 | B1 |
6858897 | Chen | Feb 2005 | B2 |
6882172 | Suzuki et al. | Apr 2005 | B1 |
6885210 | Suzuki | Apr 2005 | B1 |
6912155 | Sakurai et al. | Jun 2005 | B2 |
7112978 | Koniaris et al. | Sep 2006 | B1 |
7129745 | Lewis et al. | Oct 2006 | B2 |
7180322 | Koniaris et al. | Feb 2007 | B1 |
7263457 | White et al. | Aug 2007 | B2 |
7276925 | Dobberpuhl et al. | Oct 2007 | B2 |
7334198 | Ditzel et al. | Feb 2008 | B2 |
7336090 | Koniaris et al. | Feb 2008 | B1 |
7336092 | Koniaris et al. | Feb 2008 | B1 |
7348827 | Rahim et al. | Mar 2008 | B2 |
7363176 | Patel et al. | Apr 2008 | B2 |
7502565 | Moran | Mar 2009 | B2 |
7626409 | Koniaris et al. | Dec 2009 | B1 |
7652494 | Dobberpuhl et al. | Jan 2010 | B2 |
7868638 | Suzuki | Jan 2011 | B2 |
7928747 | Dobberpuhl et al. | Apr 2011 | B2 |
8040149 | Koniaris et al. | Oct 2011 | B2 |
20020002689 | Yeh | Jan 2002 | A1 |
20020026597 | Dai et al. | Feb 2002 | A1 |
20020029352 | Borkar et al. | Mar 2002 | A1 |
20020032829 | Dalrymple | Mar 2002 | A1 |
20020073348 | Tani | Jun 2002 | A1 |
20020083356 | Dai | Jun 2002 | A1 |
20020087896 | Cline et al. | Jul 2002 | A1 |
20020116650 | Halepete et al. | Aug 2002 | A1 |
20020138778 | Cole et al. | Sep 2002 | A1 |
20020178390 | Lee et al. | Nov 2002 | A1 |
20020194509 | Plante et al. | Dec 2002 | A1 |
20030036876 | Fuller, III et al. | Feb 2003 | A1 |
20030065960 | Rusu et al. | Apr 2003 | A1 |
20030074591 | McClendon et al. | Apr 2003 | A1 |
20030189465 | Abadeer et al. | Oct 2003 | A1 |
20040025061 | Lawrence | Feb 2004 | A1 |
20040073821 | Naveh et al. | Apr 2004 | A1 |
20040123170 | Tschanz et al. | Jun 2004 | A1 |
20040128631 | Ditzel et al. | Jul 2004 | A1 |
20060074576 | Patel et al. | Apr 2006 | A1 |
20070001697 | Dobberpuhl et al. | Jan 2007 | A1 |
20070229054 | Dobberpuhl et al. | Oct 2007 | A1 |
20070296440 | Takamiya et al. | Dec 2007 | A1 |
20080136397 | Gunther et al. | Jun 2008 | A1 |
20080143372 | Koniaris et al. | Jun 2008 | A1 |
20100077233 | Koniaris et al. | Mar 2010 | A1 |
20100085031 | Dobberpuhl et al. | Apr 2010 | A1 |
20100097092 | Koniaris et al. | Apr 2010 | A1 |
20120319721 | Koniaris et al. | Dec 2012 | A1 |
Number | Date | Country |
---|---|---|
0381021 | Aug 1990 | EP |
0474963 | Mar 1992 | EP |
0501655 | Sep 1992 | EP |
0978781 | Feb 2000 | EP |
1398639 | Mar 2004 | EP |
09-185589 | Jul 1997 | JP |
0127728 | Apr 2001 | WO |
Entry |
---|
Non-Final Office Action dated Feb. 12, 2008; U.S. Appl. No. 11/528,031. |
Non-Final Office Action dated Feb. 13, 2008; U.S. Appl. No. 11/528,031. |
Notice of Allowance dated Jun. 19, 2008; U.S. Appl. No. 11/528,031. |
Notice of Allowance dated Jan. 29, 2009; U.S. Appl. No. 11/528,031. |
Non-Final Office Action dated May 19, 2009; U.S. Appl. No. 12/037,784. |
Oner et al., “A Compact Monitoring Circuit for Real-Time On-Chip Diagnosis of Hot-Carrier Induced Degradation” Microelectronic test structures. Proceedings, IEEE International Conference in Monterey, CA, Mar. 17-20, 1997, pp. 72-76. |
Baker, K., et al.; “Shmoo Plotting: The Black Art of IC Testing”; IEEE Design & Test of Computers, IEEE vol. 14, No. 3; Jul. 1, 1997, p. 90-97. |
IBM, “Wafer Burn-in Isolation Circuit”; IBM Technical Disclosure Bulletin; IBM Corp. New York, US, vol. 32, No. 6B, Nov. 1, 1989, pp. 442-443. |
“High-Speed, Digitally Adjusted Stepdown Controllers for Notebook CPUS”, Maxim Manual, Jul. 2000, pp. 1-28. |
“LTC 1736 Product”, Linear Technology Manual, Jan. 1999, pp. 1-28. |
Computer Software, Wikipedia; “http://en.wikipedia.org/wiki/Software”; retrieved on May 2, 2007. |
Desai, et al.; “Sizing of Clock Distribution Networks for High Performance CPU Chips”; Digital Equipment Corporation, Hudson, MA, Jun. 1996, pp. 389-394. |
Notice of Allowance, Mail Date Nov. 13, 2007; U.S. Appl. No. 11/512,900. |
Notice of Allowance, Mail Date Mar. 27, 2008; U.S. Appl. No. 10/956,207. |
Notice of Allowance, Mail Date Nov. 1, 2007; U.S. Appl. No. 11/490,356. |
Notice of Allowance, Mail Date Jul. 12, 2007; U.S. Appl. No. 11/490,356. |
Notice of Allowance, Mail Date Feb. 10, 2009; U.S. Appl. No. 12/037,784. |
Notice of Allowance, Mail Date Jul. 18, 2007; U.S. Appl. No. 11/512,900. |
Notice of Allowance, Mail Date May 15, 2006; U.S. Appl. No. 10/956,217. |
Final Office Action, Mail Date Dec. 18, 2008, U.S. Appl. No. 12/037,784. |
Non Final Office Action, Mail Date Jul. 14, 2008, U.S. Appl. No. 12/037,784. |
Non Final Office Action, Mail Date Oct. 3, 2005; U.S. Appl. No. 10/956,207. |
Non Final Office Action, Mail Date Mar. 14, 2007; U.S. Appl. No. 11/490,356. |
Non Final Office Action, Mail Date Mar. 14, 2007; U.S. Appl. No. 11/512,900. |
Non Final Office Action, Mail Date Jan. 30, 2006; U.S. Appl. No. 10/956,217. |
Restriction Requirement, Mail Date Oct. 3, 2005; U.S. Appl. No. 10/956,217. |
Final Office Action, Mail Date Dec. 12, 2008; U.S. Appl. No. 11/238,446. |
Non Final Office Action, Mail Date Feb. 4, 2009; U.S. Appl. No. 11/238,446. |
Non Final Office Action, Mail Date May 28, 2008; U.S. Appl. No. 11/238,446. |
Final Office Action Dated Aug. 5, 2009; U.S. Appl. No. 11/238,446. |
Non-Final Office Action Dated Sep. 12, 2008; U.S. Appl. No. 11/528,031. |
Non-Final Office Action Dated Jun. 24, 2010; U.S. Appl. No. 11/238,446. |
Number | Date | Country | |
---|---|---|---|
20120001651 A1 | Jan 2012 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12552243 | Sep 2009 | US |
Child | 13235301 | US | |
Parent | 11528031 | Sep 2006 | US |
Child | 12552243 | US | |
Parent | 10956217 | Sep 2004 | US |
Child | 11528031 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10124152 | Apr 2002 | US |
Child | 10956217 | US | |
Parent | 10672793 | Sep 2003 | US |
Child | 10124152 | US |