Eden et al, "The Prospects for Ultrahigh-Speed VLSI GaAs Digital Logic"; IEEE JSSC; vol. SC-14, No. 2, pp. 221-236; 4/1979. |
Zuleeg et al, "Femtojoule High-Speed Planar GaAs E-JFET Logic"; IEEE Trans. Electron Devices; vol.-ED-25, No. 6; pp. 628-639; 6/1978. |
Kobayashi et al, "A 6K-Gate CMOS Gate Array"; IEEE ISSCC 1982; 2/11/1982 Digest of Technical Papers; pp. 174-175. |
IEEE Transactions on Electron Devices, vol. ED-31, No. 2, p. 144 (1984), "A Gallium Arsenide SDFL Gate Array with On-Chip RAM"; Tho T. Vu et al; Feb. 1984. |
IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, p. 728 (1984), "A Gallium Arsenide Configurable Cell Array Using Buffered FET Logic"; R. N. Deming et al. |
IEEE Journal of Solid-State Circuits, vol. SC-19, No. 5, p. 721 (1984), "A 1K-Gate GaAs Gate Array"; Y. Ikawa et al; Oct. 1984. |