Anderson, et al., A 0.5 Micron 150K Channelless Gate Array, IEEE Custom Integrated Circuits Conference, pp. 35-38, (1987). |
Chan, et al., Advanced Structured arrays combine High Density memories with Channel-free Logic Array, IEEE Custom Integrated Circuits Conference, pp. 39-43, (1987). |
Hsu, et al., The ChipCompiler, An Automated Standard Cell-Macrocell Physical Design Tool, IEEE custom Integrated Circuits Conference, pp. 488-491, (1987). |
Hui, et al., A Sub Half-ns 237K Gate CMOS Compacted Array, IEEE Custom Integrated Circuits Conference, pp. 20.4.1-20.4.3, (1988). |
Kobayashi, et al., DLM/TLM Compatible 1.0 um Gate Array with Over 100K usable Gates, IEEE Custom Integrated Circuits Conference, pp. 20.9.1-20.9.4, (1988). |
Kubosawa, et al., Layout Appraoches to High-density Channelless Masterslice, IEEE Cusom Integrated Circuits Conference, pp. 48-51, (1987). |
Ng, et al., A Hierarchical Floor-Planning, Placement, and Routing Tool for Sea-of-Gates Designs, IEEE Custom Integrated Circuits Conference, pp. 3.3.1-3.3.4, (1989). |
Okuno, et al., 0.8 um 1.4MTr. CMOS SOG based on Column Macro-cell, IEEE Custom Integrated Circuits Conference, pp. 8.2.1-8.2.4, (1989). |
Wong, et al., A High Performance 129K Gate CMOS Array, IEEE 1986 Custom Integrated Circuits Conference, pp. 568-571, (1986). |