This application is based upon and claims the benefit of priority from the prior Taiwan Patent Application No. 098134665, filed Oct. 13, 2009, the entire contents of which are incorporated herein by reference.
1. Technical Field
The present invention relates to the display field, and more particularly to a gate output control method and a corresponding gate pulse modulator.
2. Description of the Related Art
Flat display (such as, liquid crystal display) has many advantages, such as high image quality, little size, light weight and wide application range, etc., thus it is widely applied into various consumption, such as mobile phone, notebook computer, desktop computer and television, etc. Therefore, the flat display has gradually substituted conventional cathode ray tube (CRT) display to be a main trend of the display.
Refer to
Refer to
Refer to
The present invention relates to a gate output control method which can effectually solve the problem of the conventional art having a non-uniform luminance in a perpendicular direction.
The present invention also relates to a gate pulse modulator which can effectually solve the problem of the conventional art having a non-uniform luminance in a perpendicular direction.
A gate output control method of the present invention is adapted into a flat display. The flat display comprises a first gate drive integrated circuit and a gate drive integrated circuit. The gate output control method comprises: providing a gate control signal; providing a oblique control signal to oblique modulate the gate control signal for generating a gate control signal with oblique; modulating the gate control signal with oblique to obtain a modulated gate control signal; and outputting the modulated gate control signal to the first gate drive integrated circuit and the second gate drive integrated circuit to control the first gate drive integrated circuit and the second gate drive integrated circuit in sequence. A falling edge of the modulated gate control signal comprises a oblique-varying period and a vertical-varying period. In the vertical-varying period, the modulated gate control signal firstly changes to a predetermined voltage in a first slope, and then changes in a second slope until the vertical-varying period. The modulated gate control signal changes vertically or nearly vertically in the vertical-varying period.
In an exemplary embodiment of the present invention, the step of providing the oblique control signal to oblique modulate the gate control signal for generating the gate control signal with oblique, comprises: determining whether employing a discharge circuit to discharge the gate control signal according to the oblique control signal.
In an exemplary embodiment of the present invention, the second slope of the modulated gate control signal is approximate 0 to make the modulated gate control signal continuously kept close to the predetermined voltage.
In an exemplary embodiment of the present invention, the step of modulating the gate control signal with oblique to obtain the modulated gate control signal is performed by a oblique constant-voltage circuit. The step comprise: employing a predetermined voltage power to provide the predetermined voltage; in the oblique-varying period, regarding the predetermined voltage provided by the predetermined voltage power as the modulated gate control signal when the gate control signal with oblique is less than the predetermined voltage.
In an exemplary embodiment of the present invention, the step of modulating the gate control signal with oblique to obtain the modulated gate control signal may also comprises: determining whether employing a second discharge circuit to further discharge the gate control signal with oblique according to a control signal, such that in the oblique-varying period the second slope of the modulated gate control signal is approximately 0 to make the modulated gate control signal continuously kept close to the predetermined voltage. When the second discharge circuit further discharges the gate control signal with oblique, the first discharge circuit continuously discharges. Alternatively, when the second discharge circuit further discharges the gate control signal with oblique, the first discharge circuit stops discharging.
In an exemplary embodiment of the present invention, the gate output control method further comprises: outputting a first enable signal and a second enable signal to the first gate drive integrated circuit and the second gate drive integrated circuit respectively to be cooperated with the modulated gate control signal for generating a first gate drive signal and a second gate drive signal. Furthermore, the first gate drive signal has an oblique cutoff voltage same to that of the second gate drive signal.
A gate pulse modulator of the present invention is adapted into a flat display. The flat display comprises a first gate drive integrated circuit and a second gate drive integrated circuit. The gate pulse modulator comprises a gate control signal terminal, an oblique control signal terminal, a first discharge circuit, an oblique output terminal, an oblique constant-voltage circuit and an output terminal. The gate control signal terminal is configured for receiving a gate control signal, the oblique control signal terminal is configured for receiving an oblique control signal, the oblique output terminal is configured for outputting a gate control signal with oblique, and the output terminal is configured for outputting a modulated gate control signal to the first gate drive integrated circuit and a second gate drive integrated circuit. The gate pulse modulator determines whether employing the first discharge circuit to discharge the gate control signal according to the oblique control signal for generating the gate control signal with oblique, and employs the oblique constant-voltage circuit to modulate the gate control signal with oblique to obtain the modulated gate control signal. A falling edge of the modulated gate control signal comprises an oblique-varying period and a vertical-varying period. In the oblique-varying period, the modulated gate control signal firstly changes to a predetermined voltage in a first slope, and then changes in a second slope until the vertical-varying period. The modulated gate control signal changes vertically or nearly vertically in the vertical-varying period.
In an exemplary embodiment of the present invention, the oblique constant-voltage circuit comprises a predetermined voltage power and a diode. The predetermined voltage power provides the predetermined voltage. A positive terminal of the diode is electrically coupled to the predetermined voltage, and a negative terminal thereof is electrically coupled to the oblique output terminal to receive the gate control signal with oblique. In the oblique-varying period, the predetermined voltage provided by the predetermined voltage power is regarded as the modulated gate control signal when the gate control signal with oblique is less than the predetermined voltage.
In an exemplary embodiment of the present invention, the oblique constant-voltage circuit may also comprise a switch and a second discharge circuit. The switch is configured for receiving a control signal, and the second discharge circuit is electrically coupled to the switch. The gate pulse modulator determines whether employing the second discharge circuit to further discharge the gate control signal with oblique according to the control signal, such that in the oblique-varying period, the second slope of the modulated gate control signal is approximately 0 to make the modulated gate control signal continuously kept close to the predetermined voltage.
The present invention employs the modulated gate control signal continuously kept close to the predetermined voltage after falling down to the predetermined voltage in the oblique-varying period, such that the gate drive signals configured for controlling the different gate drive integrated circuits have the same oblique cutoff voltages, and there are no any voltage difference among the gate drive signals configured for controlling the different gate drive integrated circuits. Therefore, the present invention can effectually solve the problem of the conventional art having a non-uniform luminance in a perpendicular direction.
These and other features and advantages of the various embodiments disclosed herein will be better understood with respect to the following description and drawings, in which like numbers refer to like parts throughout, and in which:
Reference will now be made to the drawings to describe exemplary embodiments of the present gate output control method and corresponding gate pulse modulator in detail. The following description is given by way of example, and not limitation.
The following describes a gate pulse modulator and a corresponding gate output control method in accordance with an exemplary embodiment of the present invention in detail cooperating with
Referring to FIGS. 1 and 4-5, the gate control signal terminal 210 receives a gate control signal VGH1, the oblique control signal terminal 220 receives an oblique control signal YV1C, and the gate pulse modulator 200 determines whether employing the discharge circuit 240 to discharge the gate control signal VGH1 according to the oblique control signal YV1C for generating a gate control signal VGH2 with oblique at the oblique output terminal 230. The discharge circuit 240 includes a resistor 2401 electrically coupled between a discharge terminal 2402 and ground. The gate control signal VGH2 with oblique is same to the modulated gate control signal VGH as shown in
The oblique constant-voltage circuit 250 is configured for modulating the gate control signal VGH2 with oblique to obtain a modulated gate control signal VGH. A falling edge of the modulated gate control signal VGH includes a oblique-varying period 280 and a vertical-varying period 290. In the oblique-varying period 280, the modulated gate control signal VGH firstly changes to a predetermined voltage Vfix in a first slope 281, and then changes in a second slope 282 until the vertical-varying period 290. Furthermore, in the vertical-varying period 290, the modulated gate control signal VGH changes the voltage vertically or nearly vertically.
In this exemplary embodiment, the second slope of the modulated gate control signal VGH is 0 such that the modulated gate control signal VGH is kept in the predetermined voltage Vfix. In detail, the oblique constant-voltage circuit 250 of the exemplary embodiment includes a diode 251 and a constant-voltage source 252. A positive terminal of the diode 251 is electrically coupled to the constant-voltage source 252 to receive the predetermined voltage Vfix provided by the constant-voltage source 252, and a negative terminal of the diode 252 is electrically coupled to the oblique output terminal 240 to receive the gate control signal VGH2 with oblique. In the oblique-varying period 280, when the gate control signal VGH2 with oblique is larger than the predetermined voltage Vfix, the diode 251 turns off, such that the output terminal 260 of the gate pulse modulator 200 outputs the gate control signal VGH2 with oblique as the modulated gate control signal VGH. When the gate control signal VGH2 with oblique is less than the predetermined voltage Vfix, the diode 251 turns on, such that the output terminal 260 of the gate pulse modulator 200 outputs the predetermined voltage Vfix as the modulated gate control signal VGH. Therefore, the oblique constant-voltage circuit 250 can make the second slope of the modulated gate control signal VGH be 0 such that the modulated gate control signal VGH is continuously kept in the predetermined voltage Vfix.
Then the modulated gate control signal VGH is output to the gate drive integrated circuits GD1 and GD2 of the flat display 100 as shown in
Refer to
In addition, as shown in
Furthermore, the gate drive integrated circuits GD1 and GD2 of the present invention are not limited to be electrically coupled in series with each other. Alternatively, they may be electrically coupled in parallel with each other through the WOA. It should be noted that, the gate output control method and the gate pulse modulator of the present invention is not limited to be applied into the flat display including two gate drive integrated circuits, and they may be applied into the flat display including a plurality of (such as three or more than three) gate drive integrated circuits. The present invention makes the modulated gate control signal VGH continuously kept close to the predetermined voltage Vfix after falling down to the predetermined voltage Vfix such that there are no any voltage difference among the gate drive signals output to the plurality of gate drive integrated circuits.
In summary, the present invention makes the modulated gate control signals continuously kept close to the predetermined voltage after falling down to the predetermined voltage in the oblique-varying period, such that the gate drive signals configured for controlling the different gate drive integrated circuits have the same oblique cutoff voltages, and there are no any voltage difference among the gate drive signals configured for controlling the different gate drive integrated circuits. Therefore, the present invention can solve the problem of the conventional art having the non-uniform luminance in the perpendicular direction.
The above description is given by way of example, and not limitation. Given the above disclosure, one skilled in the art could devise variations that are within the scope and spirit of the invention disclosed herein, including configurations ways of the recessed portions and materials and/or designs of the attaching structures. Further, the various features of the embodiments disclosed herein can be used alone, or in varying combinations with each other and are not intended to be limited to the specific combination described herein. Thus, the scope of the claims is not to be limited by the illustrated embodiments.
Number | Date | Country | Kind |
---|---|---|---|
98134665 A | Oct 2009 | TW | national |
Number | Name | Date | Kind |
---|---|---|---|
8120564 | Ku et al. | Feb 2012 | B2 |
20010033266 | Lee | Oct 2001 | A1 |
20060092109 | Hsu et al. | May 2006 | A1 |
20080012813 | Yanagi et al. | Jan 2008 | A1 |
Number | Date | Country |
---|---|---|
5-210088 | Aug 1993 | JP |
6-110035 | Apr 1994 | JP |
Number | Date | Country | |
---|---|---|---|
20110084894 A1 | Apr 2011 | US |