Technical Field
Methods and example implementations described herein are generally directed to interconnect architecture, and more specifically, to generation of Network-On-Chip (NoC) layout based on user specified topological constraints.
Related Art
The number of components on a chip is rapidly growing due to increasing levels of integration, system complexity, and shrinking transistor geometry. Complex System-on-Chips (SoCs) may involve a variety of components e.g., processor cores, DSPs, hardware accelerators, memory and I/O, while Chip Multi-Processors (CMPs) may involve a large number of homogenous processor cores, memory and I/O subsystems. In both SoC and CMP systems, the on-chip interconnect plays a role in providing high-performance communication between the various components. Due to scalability limitations of traditional buses and crossbar based interconnects, Network-on-Chip (NoC) has emerged as a paradigm to interconnect a large number of components on the chip. NoC is a global shared communication infrastructure made up of several routing nodes interconnected with each other using point-to-point physical links.
Messages are injected by the source and are routed from the source node to the destination over multiple intermediate nodes and physical links. The destination node then ejects the message and provides the message to the destination. For the remainder of this application, the terms ‘components’, ‘blocks’, ‘hosts’ or ‘cores’ will be used interchangeably to refer to the various system components which are interconnected using a NoC. Terms ‘routers’ and ‘nodes’ will also be used interchangeably. Without loss of generalization, the system with multiple interconnected components will itself be referred to as a ‘multi-core system’.
There are several topologies in which the routers can connect to one another to create the system network. Bi-directional rings (as shown in
Packets are message transport units for intercommunication between various components. Routing involves identifying a path composed of a set of routers and physical links of the network over which packets are sent from a source to a destination. Components are connected to one or multiple ports of one or multiple routers; with each such port having a unique ID. Packets carry the destination's router and port ID for use by the intermediate routers to route the packet to the destination component.
Examples of routing techniques include deterministic routing, which involves choosing the same path from A to B for every packet. This form of routing is independent from the state of the network and does not load balance across path diversities, which might exist in the underlying network. However, such deterministic routing may implemented in hardware, maintains packet ordering and may be rendered free of network level deadlocks. Shortest path routing may minimize the latency as such routing reduces the number of hops from the source to the destination. For this reason, the shortest path may also be the lowest power path for communication between the two components. Dimension-order routing is a form of deterministic shortest path routing in 2-D, 2.5-D, and 3-D mesh networks. In this routing scheme, messages are routed along each coordinates in a particular sequence until the message reaches the final destination. For example in a 3-D mesh network, one may first route along the X dimension until it reaches a router whose X-coordinate is equal to the X-coordinate of the destination router. Next, the message takes a turn and is routed in along Y dimension and finally takes another turn and moves along the Z dimension until the message reaches the final destination router. Dimension ordered routing may be minimal turn and shortest path routing.
In heterogeneous mesh topology in which one or more routers or one or more links are absent, dimension order routing may not be feasible between certain source and destination nodes, and alternative paths may have to be taken. The alternative paths may not be shortest or minimum turn.
Source routing and routing using tables are other routing options used in NoC. Adaptive routing can dynamically change the path taken between two points on the network based on the state of the network. This form of routing may be complex to analyze and implement.
A NoC interconnect may contain multiple physical networks. Over each physical network, there may exist multiple virtual networks, wherein different message types are transmitted over different virtual networks. In this case, at each physical link or channel, there are multiple virtual channels; each virtual channel may have dedicated buffers at both end points. In any given clock cycle, only one virtual channel can transmit data on the physical channel.
NoC interconnects may employ wormhole routing, wherein, a large message or packet is broken into small pieces known as flits (also referred to as flow control digits). The first flit is the header flit, which holds information about this packet's route and key message level info along with payload data and sets up the routing behavior for all subsequent flits associated with the message. Optionally, one or more body flits follows the head flit, containing the remaining payload of data. The final flit is the tail flit, which in addition to containing the last payload also performs some bookkeeping to close the connection for the message. In wormhole flow control, virtual channels are often implemented.
The physical channels are time sliced into a number of independent logical channels called virtual channels (VCs). VCs provide multiple independent paths to route packets, however they are time-multiplexed on the physical channels. A virtual channel holds the state needed to coordinate the handling of the flits of a packet over a channel. At a minimum, this state identifies the output channel of the current node for the next hop of the route and the state of the virtual channel (idle, waiting for resources, or active). The virtual channel may also include pointers to the flits of the packet that are buffered on the current node and the number of flit buffers available on the next node.
The term “wormhole” plays on the way messages are transmitted over the channels: the output port at the next router can be so short that received data can be translated in the head flit before the full message arrives. This allows the router to quickly set up the route upon arrival of the head flit and then opt out from the rest of the conversation. Since a message is transmitted flit by flit, the message may occupy several flit buffers along its path at different routers, creating a worm-like image.
Based upon the traffic between various end points, and the routes and physical networks that are used for various messages, different physical channels of the NoC interconnect may experience different levels of load and congestion. The capacity of various physical channels of a NoC interconnect is determined by the width of the channel (number of physical wires) and the clock frequency at which it is operating. Various channels of the NoC may operate at different clock frequencies, and various channels may have different widths based on the bandwidth requirement at the channel. The bandwidth requirement at a channel is determined by the flows that traverse over the channel and their bandwidth values. Flows traversing over various NoC channels are affected by the routes taken by various flows. In a mesh or Torus NoC, there may exist multiple route paths of equal length or number of hops between any pair of source and destination nodes. For example, in
In a NoC with statically allocated routes for various traffic flows, the load at various channels may be controlled by intelligently selecting the routes for various flows. When a large number of traffic flows and substantial path diversity is present, routes can be chosen such that the load on all NoC channels is balanced nearly uniformly, thus avoiding a single point of bottleneck. Once routed, the NoC channel widths can be determined based on the bandwidth demands of flows on the channels. Unfortunately, channel widths cannot be arbitrarily large due to physical hardware design restrictions, such as timing or wiring congestion. There may be a limit on the maximum channel width, thereby putting a limit on the maximum bandwidth of any single NoC channel.
Additionally, wider physical channels may not help in achieving higher bandwidth if messages are short. For example, if a packet is a single flit packet with a 64-bit width, no matter how wide a channel is, the channel will only be able to carry 64 bits per cycle of data if all packets over the channel are similar. Thus, a channel width is also limited by the message size in the NoC. Due to these limitations on the maximum NoC channel width, a channel may not have enough bandwidth in spite of balancing the routes.
To address the above bandwidth concern, multiple parallel physical NoCs may be used. Each NoC may be called a layer, thus creating a multi-layer NoC architecture. Hosts inject a message on a NoC layer which is then routed to the destination on the same NoC layer, where it is delivered from the NoC layer to the host. Thus, each layer operates more or less independently from each other, and interactions between layers may only occur during the injection and ejection times.
In
In a multi-layer NoC, the number of layers needed may depend upon a number of factors such as the aggregate bandwidth requirement of all traffic flows in the system, the routes that are used by various flows, message size distribution, maximum channel width, etc. Once the number of NoC layers in NoC interconnect is determined in a design, different messages and traffic flows may be routed over different NoC layers. Additionally, one may design NoC interconnects such that different layers have different topologies in number of routers, channels and connectivity. The channels in different layers may have different widths based on the flows that traverse over the channel and their bandwidth requirements. With such a large variety of design choices, determining the right combination of routers, channels, and interconnections for a given system remains a challenge and time consuming manual process, often resulting in sub-optimal and inefficient designs.
System on Chips (SoCs) are becoming increasingly sophisticated, feature rich, and high performance by integrating a growing number of standard processor cores, memory & I/O subsystems, and specialized acceleration IPs. To address this complexity, the Network-on-Chip (NoC) approach of connecting SoC components is gaining popularity. A NoC can provide connectivity to a plethora of components and interfaces and simultaneously enable rapid design closure by being automatically generated from a high level specification. The specification describes the interconnect requirements of the SoC in terms of connectivity, bandwidth and latency. In addition to this, information such as position of various components, protocol information, clocking and power domains, etc. may be supplied. A NoC compiler can then use this specification to automatically design a NoC for the SoC. A number of NoC compilers were introduced in the related art that automatically synthesize a NoC to fit a traffic specification. In such design flows, the synthesized NoC is simulated to evaluate the performance under various operating conditions and to determine whether the specifications are met. This may be necessary because NoC-style interconnects are distributed systems and their dynamic performance characteristics under load are difficult to predict statically and can be very sensitive to a wide variety of parameters.
In order to obtain an efficient and resource-sensitive NoC architecture, it is therefore important and desired to generate an optimal NoC layout based on user specified topological constraints.
The present disclosure is directed to an architecture that enables generation of an optimal NoC layout based on user specified topological constraints. In an aspect, the NoC layout is defined such that the number of turns, while routing between two or more NoC elements such as routers and bridges, is minimal across the complete system.
In an aspect, the present disclosure provides a method that comprises automatic generation of a NoC from specified topological information based on projecting NoC elements of the NoC onto a grid layout. In an instance, although the present disclosure is being explained with reference to the NoC elements being routers and/or bridges, any other appropriate NoC element is completely within the scope of the present disclosure. In an aspect, the specified topological information, including specification of putting constraints on positions/locations of NoC elements and links thereof, can be input by a user in real space, and can then be projected on the grid layout.
According to one embodiment, automatic generation of the NoC from the specified topological information can include projecting a plurality of nodes, a plurality of routers, and a plurality of links onto the grid layout based on the specified topological information, wherein the projected plurality of routers, the plurality of nodes, and the plurality of links can initially be disabled, and then selectively enabled for at least one of the plurality of routers, the plurality of nodes, and the plurality of links on the grid layout based on one or more constraints for one or more layers of the NoC. In another aspect, NoC agents can be provided on the enabled plurality of nodes of the grid layout. In another aspect, traffic can be provided between the enabled NoC agents, and mapping can be performed for the traffic to the enabled routers and the enabled links of the NoC.
According to one embodiment, automatic generation of the NoC from the specified topological information can include projecting a plurality of routers, a plurality of nodes, and a plurality of links onto the grid layout based on the specified topological information, wherein the projected plurality of routers, the plurality of nodes, and the plurality of links can be initially enabled, and then selectively disabled for at least one of the plurality of routers, the plurality of nodes, and the plurality of links on the grid layout based on one or more constraints for one or more layers of the NoC. In another aspect, NoC agents can be provided on the enabled plurality of nodes of the grid layout. In another aspect, traffic can be provided between the enabled NoC agents, and mapping can be performed for the traffic to the enabled routers and the enabled links of the NoC.
According to one embodiment, automatic generation of the NoC from the specified topological information can include projecting a plurality of routers, a plurality of links, and a plurality of NoC agents onto a heterogeneous grid layout based on one or more constraints for one or more layers of the NoC and the specified topological information, wherein grid sizes of the heterogeneous grid layout can be derived from the specified topological information. In an aspect, once configured on the grid layout, traffic can be provided between the plurality of NoC agents to enable mapping of the traffic to the NoC.
According to one embodiment, automatic generation of the NoC from the specified topological information can include projecting onto an auto-determined grid, a plurality of routers, a plurality of links, and a plurality of NoC agents based on the specified topological information, such that once projected, traffic can be provided between the plurality of NoC agents and traffic to the NoC can be mapped.
According to one embodiment, automatic generation of the NoC from the specified topological information can include projecting a plurality of agents, a plurality of routers, and a plurality of links onto a grid layout from the specified topological information, and transforming the plurality of links, the plurality of routers, and the plurality of agents on the grid layout to another grid layout through a space transformation algorithm, wherein the space transformation algorithm can be configured to address one or more constraints of one or more layers of the NoC. In another aspect, traffic can be provided between the transformed plurality of agents, and the traffic provided to the NoC can be mapped.
In an example embodiment, disclosure of the present disclosure relates to a non-transitory computer readable medium, storing instructions for executing a process, the instructions comprising automatic generation of NoC from specified topological information based on projecting NoC elements to a grid layout.
The foregoing and other objects, features and advantages of the example implementations will be apparent and the following more particular descriptions of example implementations as illustrated in the accompanying drawings wherein like reference numbers generally represent like parts.
The following detailed description provides further details of the figures and example implementations of the present application. Reference numerals and descriptions of redundant elements between figures are omitted for clarity. Terms used throughout the description are provided as examples and are not intended to be limiting. For example, the use of the term “automatic” may involve fully automatic or semi-automatic implementations involving user or administrator control over certain aspects of the implementation, depending on the desired implementation of one of ordinary skill in the art practicing implementations of the present application.
Aspects of the present disclosure are directed to methods, systems, and non-transitory computer readable mediums for providing an architecture that enables generation of an optimal NoC layout based on user specified topological constraints. In an aspect, the NoC layout is defined such that the number of turns, while routing between two or more NoC elements such as routers and bridges, is minimal across the complete system.
In an aspect, the present disclosure provides a method that comprises automatic generation of a NoC from specified topological information based on projecting NoC elements of the NoC onto a grid layout. In an instance, although the present disclosure is being explained with reference to the NoC elements being routers and/or bridges, any other appropriate NoC element is completely within the scope of the present disclosure. In an aspect, the specified topological information, including specification of putting constraints on positions/locations of NoC elements and links thereof, can be input by a user in real space, and can then be projected on the grid layout.
According to one embodiment, automatic generation of the NoC from the specified topological information can include projecting a plurality of nodes, a plurality of routers, and a plurality of links onto the grid layout based on the specified topological information, wherein the projected plurality of routers, the plurality of nodes, and the plurality of links can initially be disabled, and then selectively enabled for at least one of the plurality of routers, the plurality of nodes, and the plurality of links on the grid layout based on one or more constraints for one or more layers of the NoC. In another aspect, NoC agents can be provided on the enabled plurality of nodes of the grid layout. In another aspect, traffic can be provided between the enabled NoC agents, and mapping can be performed for the traffic to the enabled routers and the enabled links of the NoC.
According to one embodiment, automatic generation of the NoC from the specified topological information can include projecting a plurality of routers, a plurality of nodes, and a plurality of links onto the grid layout based on the specified topological information, wherein the projected plurality of routers, the plurality of nodes, and the plurality of links can be initially enabled, and then selectively disabled for at least one of the plurality of routers, the plurality of nodes, and the plurality of links on the grid layout based on one or more constraints for one or more layers of the NoC. In another aspect, NoC agents can be provided on the enabled plurality of nodes of the grid layout. In another aspect, traffic can be provided between the enabled NoC agents, and mapping can be performed for the traffic to the enabled routers and the enabled links of the NoC.
According to one embodiment, automatic generation of the NoC from the specified topological information can include projecting a plurality of routers, a plurality of links, and a plurality of NoC agents onto a heterogeneous grid layout based on one or more constraints for one or more layers of the NoC and the specified topological information, wherein grid sizes of the heterogeneous grid layout can be derived from the specified topological information. In an aspect, once configured on the grid layout, traffic can be provided between the plurality of NoC agents to enable mapping of the traffic to the NoC.
According to one embodiment, automatic generation of the NoC from the specified topological information can include projecting onto an auto-determined grid, a plurality of routers, a plurality of links, and a plurality of NoC agents based on the specified topological information, such that once projected, traffic can be provided between the plurality of NoC agents and traffic to the NoC can be mapped.
According to one embodiment, automatic generation of the NoC from the specified topological information can include projecting a plurality of agents, a plurality of routers, and a plurality of links onto a grid layout from the specified topological information, and transforming the plurality of links, the plurality of routers, and the plurality of agents on the grid layout to another grid layout through a space transformation algorithm, wherein the space transformation algorithm can be configured to address one or more constraints of one or more layers of the NoC. In another aspect, traffic can be provided between the transformed plurality of agents, and the traffic provided to the NoC can be mapped.
According to one embodiment, aspects of the present disclosure relate to creation of a constraint grid after applying user specified topological constraints, wherein the topological constraints can be specified by a user, for instance in the real space, by giving a list of bridges and/or routers and/or NoC elements and/or links along with, say their placement/location on a SoC, along with mentioning other constraints desired by the user. Such specified topological constraints can be processed into a grid, which is representative of the NoC layout.
According to one embodiment, using the space transformation algorithm, a virtual NoC layout can be created to enable a simple NoC architecture by incorporating minimal number of turns/resources, and can lead to potential change in the complete virtual grid layout.
According to another example embodiment, NoC layout of the present disclosure can be automatically generated from specified topological constraints based on processing of one or more NoC elements on a standardized grid for layout by projecting the NoC elements onto the grid map. According to one embodiment, the grid layout can be mesh of any size, such as a 6*6 mesh, or any other size for that matter. According to another embodiment, NoC elements can be projected on the grid so as to enable bidirectional reduction.
In an example embodiment, disclosure of the present disclosure relates to automatic generation of NoC from specified topological information based on projecting NoC elements to a grid layout.
One should appreciate that the compression mechanisms disclosed herein are completely exemplary in nature and any other technique can be used to create the flattened virtual grid, all of which are completely within the scope of the present disclosure.
Furthermore, some portions of the detailed description are presented in terms of algorithms and symbolic representations of operations within a computer. These algorithmic descriptions and symbolic representations are the means used by those skilled in the data processing arts to most effectively convey the essence of their innovations to others skilled in the art. An algorithm is a series of defined steps leading to a desired end state or result. In the example implementations, the steps carried out require physical manipulations of tangible quantities for achieving a tangible result.
Moreover, other implementations of the present application will be apparent to those skilled in the art from consideration of the specification and practice of the example implementations disclosed herein. Various aspects and/or components of the described example implementations may be used singly or in any combination. It is intended that the specification and examples be considered as examples, with a true scope and spirit of the application being indicated by the following claims.
Number | Name | Date | Kind |
---|---|---|---|
4409838 | Schomberg | Oct 1983 | A |
4933933 | Daily et al. | Jun 1990 | A |
5105424 | Flaig et al. | Apr 1992 | A |
5163016 | Har'El et al. | Nov 1992 | A |
5355455 | Hilgendorf et al. | Oct 1994 | A |
5432785 | Ahmed et al. | Jul 1995 | A |
5583990 | Birrittella et al. | Dec 1996 | A |
5588152 | Dapp et al. | Dec 1996 | A |
5764740 | Holender | Jun 1998 | A |
5859981 | Levin et al. | Jan 1999 | A |
5991308 | Fuhrmann et al. | Nov 1999 | A |
6003029 | Agrawal et al. | Dec 1999 | A |
6029220 | Iwamura et al. | Feb 2000 | A |
6058385 | Koza et al. | May 2000 | A |
6101181 | Passint et al. | Aug 2000 | A |
6108739 | James et al. | Aug 2000 | A |
6249902 | Igusa et al. | Jun 2001 | B1 |
6314487 | Hahn et al. | Nov 2001 | B1 |
6415282 | Mukherjea et al. | Jul 2002 | B1 |
6526451 | Kasper | Feb 2003 | B2 |
6674720 | Passint et al. | Jan 2004 | B1 |
6711717 | Nystrom et al. | Mar 2004 | B2 |
6925627 | Longway et al. | Aug 2005 | B1 |
6967926 | Williams, Jr. et al. | Nov 2005 | B1 |
6983461 | Hutchison et al. | Jan 2006 | B2 |
7007095 | Chen | Feb 2006 | B2 |
7046633 | Carvey | May 2006 | B2 |
7065730 | Alpert et al. | Jun 2006 | B2 |
7143221 | Bruce et al. | Nov 2006 | B2 |
7318214 | Prasad et al. | Jan 2008 | B1 |
7379424 | Krueger | May 2008 | B1 |
7424698 | Honary | Sep 2008 | B2 |
7437518 | Tsien | Oct 2008 | B2 |
7461236 | Wentzlaff | Dec 2008 | B1 |
7509619 | Miller et al. | Mar 2009 | B1 |
7564865 | Radulescu | Jul 2009 | B2 |
7590959 | Tanaka | Sep 2009 | B2 |
7598766 | Mercaldi-Kim | Oct 2009 | B2 |
7626983 | Rhee | Dec 2009 | B2 |
7693064 | Thubert et al. | Apr 2010 | B2 |
7724735 | Locatelli et al. | May 2010 | B2 |
7725859 | Lenahan et al. | May 2010 | B1 |
7774783 | Toader | Aug 2010 | B2 |
7808968 | Kalmanek, Jr. et al. | Oct 2010 | B1 |
7853774 | Wentzlaff | Dec 2010 | B1 |
7917885 | Becker | Mar 2011 | B2 |
7957381 | Clermidy et al. | Jun 2011 | B2 |
7973804 | Mejdrich et al. | Jul 2011 | B2 |
8018249 | Koch | Sep 2011 | B2 |
8020168 | Hoover et al. | Sep 2011 | B2 |
8042087 | Murali, Sr. | Oct 2011 | B2 |
8050256 | Bao et al. | Nov 2011 | B1 |
8059551 | Milliken | Nov 2011 | B2 |
8099757 | Riedle et al. | Jan 2012 | B2 |
8136071 | Solomon | Mar 2012 | B2 |
8203938 | Gibbings | Jun 2012 | B2 |
8261025 | Mejdrich et al. | Sep 2012 | B2 |
8270316 | Chang | Sep 2012 | B1 |
8281297 | Dasu et al. | Oct 2012 | B2 |
8306042 | Abts | Nov 2012 | B1 |
8312402 | Okhmatovski et al. | Nov 2012 | B1 |
8327031 | Lavigne | Dec 2012 | B2 |
8352774 | Elrabaa | Jan 2013 | B2 |
8407425 | Gueron et al. | Mar 2013 | B2 |
8412795 | Mangano et al. | Apr 2013 | B2 |
8448102 | Kornachuk et al. | May 2013 | B2 |
8490110 | Hoover et al. | Jul 2013 | B2 |
8492886 | Or-Bach et al. | Jul 2013 | B2 |
8514889 | Jayasimha | Aug 2013 | B2 |
8531943 | Olofsson | Sep 2013 | B2 |
8541819 | Or-Bach et al. | Sep 2013 | B1 |
8543964 | Ge et al. | Sep 2013 | B2 |
8601423 | Philip et al. | Dec 2013 | B1 |
8619622 | Harrand et al. | Dec 2013 | B2 |
8635577 | Kazda et al. | Jan 2014 | B2 |
8661455 | Mejdrich et al. | Feb 2014 | B2 |
8667439 | Kumar et al. | Mar 2014 | B1 |
8705368 | Abts et al. | Apr 2014 | B1 |
8711867 | Guo et al. | Apr 2014 | B2 |
8717875 | Bejerano et al. | May 2014 | B2 |
8738860 | Griffin et al. | May 2014 | B1 |
8793644 | Michel et al. | Jul 2014 | B2 |
8798038 | Jayasimha et al. | Aug 2014 | B2 |
8819616 | Philip | Aug 2014 | B2 |
8934377 | Kumar | Jan 2015 | B2 |
9054977 | Kumar | Jun 2015 | B2 |
9130856 | Kumar | Sep 2015 | B2 |
9160627 | Kumar | Oct 2015 | B2 |
9225545 | Archer | Dec 2015 | B2 |
9344358 | Bhardwaj | May 2016 | B2 |
9473388 | Kumar | Oct 2016 | B2 |
9479456 | Hutton | Oct 2016 | B2 |
9590813 | Kumar | Mar 2017 | B1 |
20020071392 | Grover et al. | Jun 2002 | A1 |
20020073380 | Cooke et al. | Jun 2002 | A1 |
20020083159 | Ward et al. | Jun 2002 | A1 |
20020095430 | Egilsson et al. | Jul 2002 | A1 |
20030088602 | Dutta et al. | May 2003 | A1 |
20030145314 | Nguyen et al. | Jul 2003 | A1 |
20040049565 | Keller et al. | Mar 2004 | A1 |
20040216072 | Alpert et al. | Oct 2004 | A1 |
20050147081 | Acharya et al. | Jul 2005 | A1 |
20050203988 | Nollet et al. | Sep 2005 | A1 |
20060031615 | Bruce et al. | Feb 2006 | A1 |
20060075169 | Harris et al. | Apr 2006 | A1 |
20060161875 | Rhee | Jul 2006 | A1 |
20060209846 | Clermidy et al. | Sep 2006 | A1 |
20060268909 | Langevin et al. | Nov 2006 | A1 |
20070038987 | Ohara et al. | Feb 2007 | A1 |
20070088537 | Lertora et al. | Apr 2007 | A1 |
20070118320 | Luo et al. | May 2007 | A1 |
20070147379 | Lee et al. | Jun 2007 | A1 |
20070162903 | Babb, II et al. | Jul 2007 | A1 |
20070244676 | Shang et al. | Oct 2007 | A1 |
20070256044 | Coryer et al. | Nov 2007 | A1 |
20070267680 | Uchino et al. | Nov 2007 | A1 |
20070274331 | Locatelli et al. | Nov 2007 | A1 |
20080072182 | He et al. | Mar 2008 | A1 |
20080120129 | Seubert et al. | May 2008 | A1 |
20080126569 | Rhim et al. | May 2008 | A1 |
20080184259 | Lesartre et al. | Jul 2008 | A1 |
20080186998 | Rijpkema | Aug 2008 | A1 |
20080211538 | Lajolo et al. | Sep 2008 | A1 |
20080232387 | Rijpkema et al. | Sep 2008 | A1 |
20090037888 | Tatsuoka et al. | Feb 2009 | A1 |
20090046727 | Towles | Feb 2009 | A1 |
20090070726 | Mehrotra et al. | Mar 2009 | A1 |
20090122703 | Gangwal et al. | May 2009 | A1 |
20090172304 | Gueron et al. | Jul 2009 | A1 |
20090187716 | Comparan et al. | Jul 2009 | A1 |
20090210184 | Medardoni et al. | Aug 2009 | A1 |
20090231348 | Mejdrich et al. | Sep 2009 | A1 |
20090268677 | Chou et al. | Oct 2009 | A1 |
20090285222 | Hoover et al. | Nov 2009 | A1 |
20090300292 | Fang et al. | Dec 2009 | A1 |
20090313592 | Murali et al. | Dec 2009 | A1 |
20100040162 | Suehiro | Feb 2010 | A1 |
20100158005 | Mukhopadhyay et al. | Jun 2010 | A1 |
20100211718 | Gratz et al. | Aug 2010 | A1 |
20110022754 | Cidon et al. | Jan 2011 | A1 |
20110035523 | Feero et al. | Feb 2011 | A1 |
20110060831 | Ishii et al. | Mar 2011 | A1 |
20110072407 | Keinert et al. | Mar 2011 | A1 |
20110085550 | Lecler et al. | Apr 2011 | A1 |
20110103799 | Shacham et al. | May 2011 | A1 |
20110154282 | Chang et al. | Jun 2011 | A1 |
20110191774 | Hsu et al. | Aug 2011 | A1 |
20110235531 | Vangal et al. | Sep 2011 | A1 |
20110276937 | Waller | Nov 2011 | A1 |
20110302345 | Boucard et al. | Dec 2011 | A1 |
20110307734 | Boesen et al. | Dec 2011 | A1 |
20110320854 | Elrabaa | Dec 2011 | A1 |
20120022841 | Appleyard | Jan 2012 | A1 |
20120023473 | Brown et al. | Jan 2012 | A1 |
20120026917 | Guo et al. | Feb 2012 | A1 |
20120079147 | Ishii et al. | Mar 2012 | A1 |
20120099475 | Tokuoka | Apr 2012 | A1 |
20120110106 | De Lescure et al. | May 2012 | A1 |
20120110541 | Ge et al. | May 2012 | A1 |
20120155250 | Carney et al. | Jun 2012 | A1 |
20120173846 | Wang et al. | Jul 2012 | A1 |
20120209944 | Mejdrich et al. | Aug 2012 | A1 |
20130028090 | Yamaguchi et al. | Jan 2013 | A1 |
20130028261 | Lee | Jan 2013 | A1 |
20130051397 | Guo et al. | Feb 2013 | A1 |
20130054811 | Harrand | Feb 2013 | A1 |
20130080073 | de Corral | Mar 2013 | A1 |
20130103369 | Huynh et al. | Apr 2013 | A1 |
20130103912 | Jones et al. | Apr 2013 | A1 |
20130117543 | Venkataramanan et al. | May 2013 | A1 |
20130148506 | Lea | Jun 2013 | A1 |
20130151215 | Mustapha | Jun 2013 | A1 |
20130159944 | Uno et al. | Jun 2013 | A1 |
20130163615 | Mangano et al. | Jun 2013 | A1 |
20130174113 | Lecler et al. | Jul 2013 | A1 |
20130179613 | Boucard et al. | Jul 2013 | A1 |
20130191572 | Nooney et al. | Jul 2013 | A1 |
20130207801 | Barnes | Aug 2013 | A1 |
20130219148 | Chen et al. | Aug 2013 | A1 |
20130250792 | Yoshida et al. | Sep 2013 | A1 |
20130254488 | Kaxiras et al. | Sep 2013 | A1 |
20130263068 | Cho et al. | Oct 2013 | A1 |
20130268990 | Urzi et al. | Oct 2013 | A1 |
20130326458 | Kazda et al. | Dec 2013 | A1 |
20140068132 | Philip et al. | Mar 2014 | A1 |
20140068134 | Philip et al. | Mar 2014 | A1 |
20140092740 | Wang et al. | Apr 2014 | A1 |
20140098683 | Kumar et al. | Apr 2014 | A1 |
20140112149 | Urzi et al. | Apr 2014 | A1 |
20140115218 | Philip et al. | Apr 2014 | A1 |
20140115298 | Philip et al. | Apr 2014 | A1 |
20140126572 | Hutton | May 2014 | A1 |
20140156929 | Falsafi | Jun 2014 | A1 |
20140211622 | Kumar et al. | Jul 2014 | A1 |
20140254388 | Kumar et al. | Sep 2014 | A1 |
20150341224 | van Ruymbeke | Nov 2015 | A1 |
20170041249 | Hutton | Feb 2017 | A1 |
20170118111 | Bandic | Apr 2017 | A1 |
Number | Date | Country |
---|---|---|
103684961 | Mar 2014 | CN |
10-2013-0033898 | Apr 2013 | KR |
2010074872 | Jul 2010 | WO |
2013063484 | May 2013 | WO |
2014059024 | Apr 2014 | WO |
Entry |
---|
Jalabert et al.; “A tool for instantiating application specific Networks on Chip”; Proceedings of the Design, Automation and Test in Europe Conference and Exhibition; IEEE; 2004; pp. 1-6. |
Abts, D., et al., Age-Based Packet Arbitration in Large-Radix k-ary n-cubes, Supercomputing 2007 (SC07), Nov. 10-16, 2007, 11 pgs. |
Das, R., et al., Aergia: Exploiting Packet Latency Slack in On-Chip Networks, 37th International Symposium on Computer Architecture (ISCA '10), Jun. 19-23, 2010, 11 pgs. |
Ebrahimi, E., et al., Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems, ASPLOS '10, Mar. 13-17, 2010, 12 pgs. |
Grot, B., Preemptive Virtual Clock: A Flexible, Efficient, and Cost-Effective QOS Scheme for Networks-on-Chip, Micro '09, Dec. 16, 2009, 12 pgs. |
Grot, B., Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees, ISCA '11, Jun. 4-8, 2011, 12 pgs. |
Grot, B., Topology-Aware Quality-of-Service Support in Highly Integrated Chip Multiprocessors, 6th Annual Workshop on the Interaction between Operating Systems and Computer Architecture, Jun. 2006, 11 pgs. |
Jiang, N., et al., Performance Implications of Age-Based Allocations in On-Chip Networks, CVA MEMO 129, May 24, 2011, 21 pgs. |
Lee, J. W., et al., Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks, 35th IEEE/ACM International Symposium on Computer Architecture (ISCA), Jun. 2008, 12 pgs. |
Lee, M. M., et al., Approximating Age-Based Arbitration in On-Chip Networks, PACT '10, Sep. 11-15, 2010, 2 pgs. |
Li, B. et al., CoQoS: Coordinating QoS-Aware Shared Resources in NoC-based SoCs, J. Parallel Distrib. Comput., 71(5), May 2011, 14 pgs. |
International Search Report and Written Opinion for PCT/US2013/064140, dated Jan. 22, 2014, 9 pgs. |
International Search Report and Written Opinion for PCT/US2014/012003, dated Mar. 26, 2014, 9 pgs. |
International Search Report and Written Opinion for PCT/US2014/012012, dated May 14, 2014, 9 pgs. |
Ababei, C., et al., Achieving Network on Chip Fault Tolerance by Adaptive Remapping, Parallel & Distributed Processing, 2009, IEEE International Symposium, 4 pgs. |
Beretta, I, et al., A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Aug. 2011, 30(8), pp. 1211-1224. |
Gindin, R., et al., NoC-Based FPGA: Architecture and Routing, Proceedings of the First International Symposium on Networks-on-Chip (NOCS'07), May 2007, pp. 253-262. |
Yang, J., et al., Homogeneous NoC-based FPGA: The Foundation for Virtual FPGA, 10th IEEE International Conference on Computer and Information Technology (CIT 2010), Jun. 2010, pp. 62-67. |
International Search Report and Written Opinion for PCT/US2014/023625, dated Jul. 10, 2014, 9 pgs. |
International Search Report and Written Opinion for PCT/US2014/037902, dated Sep. 30, 2014, 14 pgs. |
International Search Report and Written Opinion for PCT/US2014/048190, dated Nov. 28, 2014, 11 pgs. |
Hestness, J., et al., Netrace: Dependency-Tracking for Efficient Network-on-Chip Experimentation, The University of Texas at Austin, Dept. of Computer Science, May 2011, 20 pgs. |
Lin, S., et al., Scalable Connection-Based Flow Control Scheme for Application-Specific Network-on-Chip, The Journal of China Universities of Posts and Telecommunications, Dec. 2011, 18(6), pp. 98-105. |
Munirul, H.M., et al., Evaluation of Multiple-Valued Packet Multiplexing Scheme for Network-on-Chip Architecture, Proceedings of the 36th International Symposium on Multiple-Valued Logic (ISMVL '06), 2006, 6 pgs. |
International Search Report and Written Opinion for PCT/US2014/060745, dated Jan. 21, 2015, 10 pgs. |
International Search Report and Written Opinion for PCT/US2014/060879, dated Jan. 21, 2015, 10 pgs. |
International Search Report and Written Opinion for PCT/US2014/060892, dated Jan. 27, 2015, 10 pgs. |
International Search Report and Written Opinion for PCT/US2014/060886, dated Jan. 26, 2015, 10 pgs. |
Number | Date | Country | |
---|---|---|---|
20170063639 A1 | Mar 2017 | US |