GOA CIRCUIT AND DISPLAY PANEL

Abstract

The present disclosure provides a GOA circuit and a display panel, wherein the GOA circuit is provided with a second pull-down control circuit unit (104). Combined with a timing diagram, during a touch period, for a gradual transmission first node (Q), through a third control signal (GAS2) and a second control signal (D2U), the first node (Q) changes from a low-level signal to a high-level signal, so that two leakage paths of the first node (Q) disappear, and there is no leakage path at the first node Q during touch, thereby maintaining stability of the first node Q.

Description

TECHNICAL FIELD

The present disclosure relates to the field of display technology, specifically to a GOA circuit and a display panel.

BACKGROUND

Currently, as display components of electronic equipment, liquid crystal display devices have been widely used in various electronic products. A gate driver on array (GOA circuit for short) is an important part of a liquid crystal display device, and the GOA is a technology of fabricating a gate line scan driving signal circuit on an array substrate using existing thin film transistor liquid crystal display array manufacturing process to scan gates line by line.

According to types of thin film transistors (TFT) used in panels, display panels based on low-temperature polysilicon (LTPS) technology can be divided into an N-type metal-oxide-semiconductor (NMOS) type, a MOS tube (PMOS) type which comprises an n-type substrate and a p-channel and generates current through flow of holes, and a complementary metal oxide semiconductor (CMOS) type which has both NMOS TFTs and PMOS TFTs. Similarly, GOA circuits are divided into an NMOS circuit, a PMOS circuit, and a CMOS circuit. Compared with the CMOS circuit, the NMOS circuit eliminates a PP (P doping) layer of mask and the corresponding process, which is of great benefit to improving yield and reducing cost. Therefore, development of a stable NMOS circuit has a realistic industrial demand. Carriers of the NMOS TFT are electrons, mobility of which are relatively high. However, compared with the PMOS (carriers are holes), the device is relatively easy to damage, and the panel has insufficient high temperature reliability, which is prone to GOA failure and split screen phenomenon. Especially for in cell touch (ITP) panels, the split screen phenomenon is more likely to occur at a touch pause level.

SUMMARY

Technical Problem

FIG. 1 shows a GOA circuit in the prior art. The circuit mainly comprises the following parts: 1) abasic circuit structure composed of thin film transistors (NT1˜NT10) and two capacitors; 2) an all gate on module composed of thin film transistors (NT11 and NT12); 3) an all gate off module composed of thin film transistors (NT14); 4) having positive and negative sweep function, and when a control signal (U2D) is at a high level and a control signal (D2U) is at a low level, scanning proceeds from top to bottom row line by line, on the contrary, when the U2D is at a low level and the D2U is at a high level, the scanning proceeds from bottom to top line by line.

As shown in FIGS. 2 and 3, in clock signal driving modes (CK1˜CK4), a minimum repeating unit is shown in FIG. 2, with 2 basic units as a loop. A signal timing schematic diagram of the circuit is shown in FIG. 3. Other signals (such as GAS1) are at low levels under normal working conditions, and a signal GAS2 changes from a low level of normal display to a high level during a touch period (TP Term). A plurality of the TP Terms are inserted in a single frame of image in a current touch panel to realize touch function. The N-type metal-oxide-semiconductor (NMOS) GOA maintains high potential required for gradual transmission by capacitance of a node Q. However, thin film transistors (TFTs) are not ideal devices, there will still be a certain leakage current even in an off state. The TP Terms last for a long time, and the pause level of touch control needs to maintain a high potential for a long time, which reduces gradual transmission stability of the GOA.

Therefore, there is an urgent need to provide a GOA circuit and a display panel to improve stability of the GOA circuit.

Solution to Technical Problem

Technical Solutions

The purpose of the present disclosure is to provide a GOA circuit to improve stability of the GOA circuit.

The present disclosure provides a GOA circuit, comprising a plurality of GOA circuit units cascaded, wherein an n-th GOA circuit unit comprises a pull-up control circuit unit (101), a pull-up circuit unit (102), a first pull-down control circuit unit (103), a second pull-down control circuit unit (104), a pull-down circuit unit (105), a gate opening unit (106), a first capacitor (C1), and a second capacitor (C2), wherein, the pull-up control circuit unit (101), the pull-up circuit unit (102), the first pull-down control circuit unit (103), the second pull-down control circuit unit (104), the pull-down circuit unit (105), and the gate opening unit (105) are all electrically connected to a first node (Q) and a second node (P), the pull-up control circuit unit (101) is respectively connected to a first control signal (U2D) and a second control signal (D2U), and the pull-up control circuit unit (101) is configured to charge the first node (Q) in the circuit to a high potential, the pull-up circuit unit (102) is connected to a clock signal (CK(n)) to pull an scan driving signal (Gn) of the n-th GOA circuit unit up to a high potential of the clock signal (CK(n)), the first pull-down control circuit unit (103) is respectively connected to a clock signal (CK(n−1)) of a previous stage and a clock signal (CK(n+1)) of a next stage, the first pull-down control circuit unit (103) is connected to the pull-up control circuit unit (101), and the first pull-down control circuit unit (103) is configured to control forward and reverse scanning of the n-th GOA unit, the second pull-down control circuit unit (104) is connected to a third control signal (GAS2), when the display panel displays images, the second pull-down control circuit unit (104) is configured to pull down the first node (Q) to a low potential by the second node (P), the pull-down circuit unit (105) is connected to a low voltage signal (VGL) to pull down precharge of the first node (Q) and to pull down a potential of the scan driving signal G(n) to a low potential, the gate opening unit (106) is connected to a fourth control signal (GAS1), when an abnormal power failure occurs, the gate opening unit (106) is configured to open all the gates in the display area and release charges in the pixels, and one end of the first capacitor (C1) is connected to the first node (Q), and the other end of the first capacitor (C1) is connected to the low voltage signal (VGL), and the first capacitor (C1) is configured to provide and maintain the precharged charges of the first node (Q); one end of the second capacitor (C2) is connected to the second node (P), and the other end of the second capacitor (C2) is connected to the low voltage signal (VGL), and the second capacitor (C2) is configured to provide and maintain the low potential of the second node (P).

In addition, the pull-up control circuit unit (101) comprises: a first thin film transistor (NT1), wherein a gate of the first thin film transistor (NT1) is connected to a scan driving signal G(n−2) of an (n−2)-th GOA circuit unit, a source of the first thin film transistor (NT1) is connected to the first control signal (U2D), and a drain of the first thin film transistor (T11) is connected to the first node (Q); a second thin film transistor (NT2), wherein a gate of the second thin film transistor (NT2) is connected to a scan driving signal G(n+2) of an (n+2)-th GOA circuit unit, a source of the second thin film transistor (NT2) is connected to the first node (Q), and a drain of the second thin film transistor (NT2) is connected to the second control signal (D2U); and a fifth thin film transistor (NT5), wherein a gate of the fifth thin film transistor (NT5) is connected to the first node (Q) and the source of the second thin film transistor (NT2), a drain of the fifth thin film transistor (NT5) is connected to the second node (P), and a source of the fifth thin film transistor (NT5) is connected to the low voltage signal (VGL).

In addition, the first pull-down control circuit unit (103) comprises: a third thin film transistor (NT3), wherein a gate of the third thin film transistor (NT3) is connected to the first control signal (U2D), and a source of the third thin film transistor (NT3) is connected to the clock signal (CK(n+1)) of the next stage; a fourth thin film transistor (NT4), wherein a gate of the fourth thin film transistor (NT4) is connected to the second control signal (D2U), and the drain of the fourth thin film transistor (NT4) is connected to the clock signal (CK(n−1)) of the previous stage; and a sixth thin film transistor (NT6), wherein a gate of the sixth thin film transistor (NT6) is connected to a source of the fourth thin film transistor (NT4) and a drain of the third thin film transistor (NT3), respectively, a source of the sixth thin film transistor (NT6) is connected to a high voltage signal (VGH), and a drain of the sixth thin film transistor (NT6) is connected to the second node (P).

In addition, the second pull-down control circuit unit (104) comprises: a seventh thin film transistor (NT7), wherein a gate of the seventh thin film transistor (NT7) is connected to the pull-up circuit unit, and a drain of the seventh thin film transistor (NT7) is connected to the third control signal (GAS3); and an eighth thin film transistor (NT8), wherein a gate of the eighth thin film transistor (NT8) is connected to the pull-down circuit unit, a source of the eighth thin film transistor (NT8) is connected to the first node (Q). The drain of the eighth thin film transistor (NT8) is connected to the source of the seventh thin film transistor (NT7).

In addition, the pull-up circuit unit (102) comprises: a ninth thin film transistor (T9), wherein a gate of the ninth thin film transistor (T9) is connected to a high voltage signal (VGH), and a source of the ninth thin film transistor (T9) is connected to the first node (Q); and a tenth thin film transistor (T10), wherein a gate of the tenth thin film transistor (T10) is connected to a drain of the ninth thin film transistor (T9), and a source of the tenth thin film transistor (T10) is connected to the pull-down circuit unit (105), the gate opening unit (106) and the scan driving signal G(n) of the n-th GOA circuit unit.

In addition, the pull-down circuit unit (105) comprises: an eleventh thin film transistor (T11), wherein a gate of the eleventh thin film transistor (T11) is connected to the second node (P), a drain of the eleventh thin film transistor (T11) is connected to the scan driving signal G(n) of the n-th GOA circuit unit, and a source of the eleventh thin film transistor (T11) is connected to the low voltage signal (VGL).

In addition, the gate opening unit (106) comprises: a twelfth thin film transistor (T12), wherein a gate of the twelfth thin film transistor (T12) is connected to the second node (P), a drain of the twelfth thin film transistor (T12) is connected to the second node (P), and a source of the twelfth thin film transistor (T12) is connected to the scan driving signal G(n) of the n-th GOA circuit unit; and a thirteenth thin film transistor (T13), wherein a gate of the thirteenth thin film transistor (T13) is connected to the gate of the twelfth thin film transistor (T12), a drain of the thirteenth thin film transistor (T13) is connected to the low voltage signal (VGL), and a source of the thirteenth thin film transistor (T13) is connected to the second node (P).

In addition, the GOA circuit comprises an NMOS circuit, a PMOS circuit, and a CMOS circuit.

The present disclosure further provides a display panel comprising the GOA circuit.

In addition, a driving architecture of the GOA circuit comprises single driving or dual driving.

Beneficial Effect of the Disclosure

Beneficial Effect

Beneficial effect of the present disclosure lies in: the present disclosure provides a GOA circuit and a display panel, wherein the GOA circuit is provided with the second pull-down control circuit unit (104). Combined with a timing diagram, during a touch period, for the gradual transmission first node (Q), through the third control signal (GAS2) and the second control signal (D2U), the first node (Q) changes from a low-level signal to a high-level signal, so that two leakage paths of the first node (Q) disappear, and there is no leakage path at the first node Q during touch, thereby maintaining stability of the first node Q.

BRIEF DESCRIPTION OF THE DRAWINGS

Drawing Illustration

Technical solutions and other beneficial of the present disclosure will be obvious through the following detailed description of embodiments of the present disclosure in conjunction with the accompanying drawings.

FIG. 1 is a circuit diagram of a GOA circuit provided in the prior art.

FIG. 2 is a circuit diagram of a repeating unit of the GOA circuit provided in the prior art.

FIG. 3 is a timing control and signal output waveform diagram of the GOA circuit provided in the prior art.

FIG. 4 is a circuit diagram of a GOA circuit provided in the present disclosure.

FIG. 5 is a timing control and signal output waveform diagram of the GOA circuit provided in the present disclosure.

FIG. 6 is a schematic diagram of a single side driving of the GOA circuit in a display panel provided in the present disclosure.

FIG. 7 is a schematic diagram of a dual-side driving of the GOA circuit in the display panel provided in the present disclosure.

DETAILED DESCRIPTION

Detailed Description of the Disclosure

Specific structure and functional details disclosed herein are only representative, and are used for the purpose of describing exemplary embodiments of the present disclosure. However, the present disclosure can be implemented in many alternative forms, and should not be interpreted as being limited only to the embodiments set forth herein.

In the description of the present disclosure, it should be understood that orientations or position relationships indicated by the terms “center”, “lateral”, “upper”, “lower”, “left”, “right”, “vertical”, “horizontal”, “top”, “bottom”, “inside”, “outside” are based on orientations or position relationships illustrated in the drawings. The terms are used to facilitate and simplify the description of the present disclosure, rather than indicate or imply that the devices or elements referred to herein are required to have specific orientations or be constructed or operate in the specific orientations. Accordingly, the terms should not be construed as limiting the present disclosure. In addition, the term “first”, “second” are for illustrative purposes only and are not to be construed as indicating or imposing a relative importance or implicitly indicating the number of technical features indicated. Thus, a feature that limited by “first”, “second” may expressly or implicitly include at least one of the features. In the description of the present disclosure, the meaning of “plural” is two or more, unless otherwise specifically defined.

As shown in FIGS. 4 and 5, the present disclosure provides a GOA circuit comprising a plurality of GOA circuit units cascaded, wherein an n-th GOA circuit unit comprises a pull-up control circuit unit (101), a pull-up circuit unit (102), a first pull-down control circuit unit (103), a second pull-down control circuit unit (104), a pull-down circuit unit (105), a gate opening unit (106), a first capacitor (C1), and a second capacitor (C2).

Wherein, the pull-up control circuit unit (101), the pull-up circuit unit (102), the first pull-down control circuit unit (103), the second pull-down control circuit unit (104), the pull-down circuit unit (105), and the gate opening unit (105) are all electrically connected to a first node (Q) and a second node (P).

The pull-up control circuit unit (101) is respectively connected to a first control signal (U2D) and a second control signal (D2U), and the pull-up control circuit unit (101) is configured to charge the first node (Q) in the circuit to a high potential.

The pull-up control circuit unit (101) comprises a first thin film transistor (NT1), a second thin film transistor (NT2), and a fifth thin film transistor (NT5).

A gate of the first thin film transistor (NT1) is connected to a scan driving signal G(n−2) of an (n−2)-th GOA circuit unit, a source of the first thin film transistor (NT1) is connected to the first control signal (U2D), and a drain of the first thin film transistor (T11) is connected to the first node (Q).

A gate of the second thin film transistor (NT2) is connected to a scan driving signal G(n+2) of an (n+2)-th GOA circuit unit, a source of the second thin film transistor (NT2) is connected to the first node (Q), and a drain of the second thin film transistor (NT2) is connected to the second control signal (D2U).

A gate of the fifth thin film transistor (NT5) is connected to the first node (Q) and the source of the second thin film transistor (NT2), a drain of the fifth thin film transistor (NT5) is connected to the second node (P), and a source of the fifth thin film transistor (NT5) is connected to a low voltage signal (VGL).

The pull-up circuit unit (102) is connected to a clock signal (CK(n)) to pull an scan driving signal (Gn) of the n-th GOA circuit unit up to a high potential of the clock signal (CK(n)).

The pull-up circuit unit (102) comprises a ninth thin film transistor (T9) and a tenth thin film transistor (T10).

A gate of the ninth thin film transistor (T9) is connected to a high voltage signal (VGH), and a source of the ninth thin film transistor (T9) is connected to the first node (Q).

A gate of the tenth thin film transistor (T10) is connected to a drain of the ninth thin film transistor (T9), and a source of the tenth thin film transistor (T10) is connected to the pull-down circuit unit (105), the gate opening unit (106) and the scan driving signal G(n) of the n-th GOA circuit unit.

The first pull-down control circuit unit (103) is respectively connected to a clock signal (CK(n−1)) of a previous stage and a clock signal (CK(n+1)) of a next stage. The first pull-down control circuit unit (103) is connected to the pull-up control circuit unit (101), and the first pull-down control circuit unit (103) is configured to control forward and reverse scanning of the n-th GOA unit.

The first pull-down control circuit unit (103) comprises a third thin film transistor (NT3), a fourth thin film transistor (NT4), and a sixth thin film transistor (NT6).

During the forward scanning, the U2D (Up to Down) is High, and the NT3 is connected to a gate of the NT5. During the reverse scanning, the D2U (Down to Up) is High, and the NT4 is connected to the gate of the NT5.

A gate of the third thin film transistor (NT3) is connected to the first control signal (U2D), and a source of the third thin film transistor (NT3) is connected to the clock signal of the next stage (CK(n+1)).

A gate of the fourth thin film transistor (NT4) is connected to the second control signal (D2U), and the drain of the fourth thin film transistor (NT4) is connected to the clock signal of the previous stage (CK(n−1)).

The gate of the sixth thin film transistor (NT6) is connected to a source of the fourth thin film transistor (NT4) and a drain of the third thin film transistor (NT3), respectively, a source of the sixth thin film transistor (NT6) is connected to the high voltage signal (VGH), and a drain of the sixth thin film transistor (NT6) is connected to the second node (P).

The second pull-down control circuit unit (104) is connected to a third control signal (GAS2). When the display panel displays images, the second pull-down control circuit unit (104) is configured to pull down the first node (Q) to a low potential by the second node (P), and when the display panel is touched, the second pull-down control circuit unit (104) is configured to prevent the first node Q of a non-gradual transmission stage from being abnormally pulled up.

The second pull-down control circuit unit (104) comprises a seventh thin film transistor (NT7) and an eighth thin film transistor (NT8).

NT8: During display period, the second node P of the non-gradual transmission stage pulls down the first node Q and keeps the first node Q at a low-level.

NT7: During touch, GAS2 is at a high level to prevent the first node Q of non-gradual transmission stage from being abnormally pulled up.

A gate of the seventh thin film transistor (NT7) is connected to the pull-down circuit unit, and a source of the seventh thin film transistor (NT7) is connected to third control signal (GAS2).

A gate of the eighth thin film transistor (NT8) is connected to the pull-up circuit unit, a source of the eighth thin film transistor (NT8) is connected to the first node (Q). A drain of the eighth thin film transistor (NT8) is connected to the source of the seventh thin film transistor (NT7).

The pull-down circuit unit (105) is connected to the low voltage signal (VGL) to pull down precharge of the first node (Q) and to pull down a potential of the scan driving signal G(n) to a low potential.

The pull-down circuit unit (105) comprises an eleventh thin film transistor (T11).

A gate of the eleventh thin film transistor (T11) is connected to the second node (P), a drain of the eleventh thin film transistor (T11) is connected to the scan driving signal G(n) of the n-th GOA circuit unit, and a source of the eleventh thin film transistor (T11) is connected to the low voltage signal (VGL).

The gate opening unit (106) is connected to a fourth control signal (GAS1). When an abnormal power failure occurs, the gate opening unit (106) is configured to open all the gates in the display area and release charges in the pixels.

The gate opening unit (106) comprises a twelfth thin film transistor (T12) and a thirteenth thin film transistor (T13). When an abnormal power failure occurs, the GAS1 gives a high level, such that all the gates in the display area are opened, and the charges in the pixels are released to prevent residual charges from causing image retention.

A gate of the twelfth thin film transistor (T12) is connected to the second node (P), a drain of the twelfth thin film transistor (T12) is connected to the second node (P), and a source of the twelfth thin film transistor (T12) is connected to the scan driving signal G(n) of the n-th GOA circuit unit.

A gate of the thirteenth thin film transistor (T13) is connected to the gate of the twelfth thin film transistor (T12), a drain of the thirteenth thin film transistor (T13) is connected to the low voltage signal (VGL), and a source of the thirteenth thin film transistor (T13) is connected to the second node (P).

One end of the first capacitor (C1) is connected to the first node (Q), and the other end of the first capacitor (C1) is connected to the low voltage signal (VGL). The first capacitor (C1) is configured to provide and maintain the precharged charges of the first node (Q). One end of the second capacitor (C2) is connected to the second node (P), and the other end of the second capacitor (C2) is connected to the low voltage signal (VGL). The second capacitor (C2) is configured to provide and maintain the low potential of the second node (P).

In an embodiment, the GOA circuit comprises an NMOS circuit, a PMOS circuit, and a CMOS circuit.

The present disclosure provides a display panel comprising the GOA circuit.

The GOA circuit is provided with the second pull-down control circuit unit (104).

Combined with the timing diagram, during a touch period, for the gradual transmission first node (Q), through the third control signal (GAS2) and the second control signal (D2U), the first node (Q) changes from a low-level signal to a high-level signal, so that two leakage paths of the first node (Q) disappear, and there is no leakage path at the first node Q during touch, thereby maintaining stability of the first node Q.

For non-gradual transmission first node Q, the gate of NT2 corresponding to D2U is at a low level, and the gate of NT7, which is the non-gradual transmission first node Q, is at a low level, so the risk of non-gradual transmission first node Q being abnormally pulled up is low.

A driving architecture of the GOA circuit comprises single driving or dual driving.

As shown in FIG. 6, a driving direction of the GOA circuits on the left and right sides is unidirectional driving, and a driving direction of the GOA circuit shown in FIG. 7 is a simultaneous driving of the left and right sides.

The number of clock signals of the GOA circuit can be 4CK as shown in FIG. 2, or also can be 6CK or 8CK.

In summary, although the present disclosure has been disclosed as above in preferred embodiments, the above-mentioned preferred embodiments are not intended to limit the present disclosure, and those of ordinary skill in the art can make various decisions without departing from the spirit and scope of the present disclosure. Therefore, the protection scope of the present disclosure is subject to the scope defined by the claims.

Claims

1. A GOA circuit, comprising a plurality of GOA circuit units cascaded, wherein an n-th GOA circuit unit comprises a pull-up control circuit unit (101), a pull-up circuit unit (102), a first pull-down control circuit unit (103), a second pull-down control circuit unit (104), a pull-down circuit unit (105), a gate opening unit (106), a first capacitor (C1), and a second capacitor (C2); wherein, the pull-up control circuit unit (101), the pull-up circuit unit (102), the first pull-down control circuit unit (103), the second pull-down control circuit unit (104), the pull-down circuit unit (105), and the gate opening unit (105) are all electrically connected to a first node (Q) and a second node (P);the pull-up control circuit unit (101) is respectively connected to a first control signal (U2D) and a second control signal (D2U), and the pull-up control circuit unit (101) is configured to charge the first node (Q) in the circuit to a high potential;the pull-up circuit unit (102) is connected to a clock signal (CK(n)) to pull an output signal (Gn) of the n-th GOA circuit unit up to a high potential of the clock signal (CK(n)),the first pull-down control circuit unit (103) is respectively connected to a clock signal (CK(n−1)) of a previous stage and a clock signal (CK(n+1)) of a next stage, the first pull-down control circuit unit (103) is connected to the pull-up control circuit unit (101), and the first pull-down control circuit unit (103) is configured to control forward and reverse scanning of the n-th GOA unit;the second pull-down control circuit unit (104) is connected to a third control signal (GAS2), when a display panel displays images, the second pull-down control circuit unit (104) is configured to pull down the first node (Q) to a low potential by the second node (P), the pull-down circuit unit (105) is connected to a low voltage signal (VGL) to pull down precharge of the first node (Q) and to pull down a potential of the scan driving signal G(n) to a low potential,the gate opening unit (106) is connected to a fourth control signal (GAS1), when an abnormal power failure occurs, the gate opening unit (106) is configured to open all gates in a display area and release charges in pixels; andone end of the first capacitor (C1) is connected to the first node (Q), the other end of the first capacitor (C1) is connected to the low voltage signal (VGL), and the first capacitor (C1) is configured to provide and maintain the precharged charges of the first node (Q); one end of the second capacitor (C2) is connected to the second node (P), the other end of the second capacitor (C2) is connected to the low voltage signal (VGL), and the second capacitor (C2) is configured to provide and maintain the low potential of the second node (P).

2. The GOA circuit of claim 1, wherein, the pull-up control circuit unit (101) comprises:a first thin film transistor (NT1), wherein a gate of the first thin film transistor (NT1) is connected to a scan driving signal G(n−2) of an (n−2)-th GOA circuit unit, a source of the first thin film transistor (NTT) is connected to the first control signal (U2D), and a drain of the first thin film transistor (NT1) is connected to the first node (Q);a second thin film transistor (NT2), wherein a gate of the second thin film transistor (NT2) is connected to a scan driving signal G(n+2) of an (n+2)-th GOA circuit unit, a source of the second thin film transistor (NT2) is connected to the first node (Q), and a drain of the second thin film transistor (NT2) is connected to the second control signal (D2U); anda fifth thin film transistor (NT5), wherein a gate of the fifth thin film transistor (NT5) is connected to the first node (Q) and the source of the second thin film transistor (NT2), a drain of the fifth thin film transistor (NT5) is connected to the second node (P), and a source of the fifth thin film transistor (NT5) is connected to the low voltage signal (VGL).

3. The GOA circuit of claim 1, wherein, the first pull-down control circuit unit (103) comprises:a third thin film transistor (NT3), wherein a gate of the third thin film transistor (NT3) is connected to the first control signal (U2D), and a source of the third thin film transistor (NT3) is connected to the clock signal (CK(n+1)) of the next stage;a fourth thin film transistor (NT4), wherein a gate of the fourth thin film transistor (NT4) is connected to the second control signal (D2U), and a drain of the fourth thin film transistor (NT4) is connected to the clock signal (CK(n−1)) of the previous stage; anda sixth thin film transistor (NT6), wherein a gate of the sixth thin film transistor (NT6) is connected to a source of the fourth thin film transistor (NT4) and a drain of the third thin film transistor (NT3), respectively, a source of the sixth thin film transistor (NT6) is connected to a high voltage signal (VGH), and a drain of the sixth thin film transistor (NT6) is connected to the second node (P).

4. The GOA circuit of claim 1, wherein, the second pull-down control circuit unit (104) comprises:a seventh thin film transistor (NT7), wherein a gate of the seventh thin film transistor (NT7) is connected to the pull-down circuit unit, and a drain of the seventh thin film transistor (NT7) is connected to the third control signal (GAS2); andan eighth thin film transistor (NT8), wherein a gate of the eighth thin film transistor (NT8) is connected to the pull-up circuit unit, a source of the eighth thin film transistor (NT8) is connected to the first node (Q), and a drain of the eighth thin film transistor (NT8) is connected to a source of the seventh thin film transistor (NT7).

5. The GOA circuit of claim 1, wherein, the pull-up circuit unit (102) comprises:a ninth thin film transistor (T9), wherein a gate of the ninth thin film transistor (T9) is connected to a high voltage signal (VGH), and a source of the ninth thin film transistor (T9) is connected to the first node (Q); anda tenth thin film transistor (T10), wherein a gate of the tenth thin film transistor (T10) is connected to a drain of the ninth thin film transistor (T9), and a source of the tenth thin film transistor (T10) is connected to the pull-down circuit unit (105), the gate opening unit (106) and the scan driving signal G(n) of the n-th GOA circuit unit.

6. The GOA circuit of claim 1, wherein, the pull-down circuit unit (105) comprises:an eleventh thin film transistor (NT11), wherein a gate of the eleventh thin film transistor (NT11) is connected to the second node (P), a drain of the eleventh thin film transistor (NT11) is connected to the scan driving signal G(n) of the n-th GOA circuit unit, and a source of the eleventh thin film transistor (NT11) is connected to the low voltage signal (VGL).

7. The GOA circuit of claim 1, wherein, the gate opening unit (106) comprises:a twelfth thin film transistor (T12), wherein a gate of the twelfth thin film transistor (T12) is connected to the second node (P), a drain of the twelfth thin film transistor (T12) is connected to the second node (P), and a source of the twelfth thin film transistor (T12) is connected to the scan driving signal G(n) of the n-th GOA circuit unit; anda thirteenth thin film transistor (T13), wherein a gate of the thirteenth thin film transistor (T13) is connected to the gate of the twelfth thin film transistor (T12), a drain of the thirteenth thin film transistor (T13) is connected to the low voltage signal (VGL), and a source of the thirteenth thin film transistor (T13) is connected to the second node (P).

8. The GOA circuit of claim 1, wherein, the GOA circuit further comprises an NMOS circuit, a PMOS circuit, and a CMOS circuit.

9. A display panel, wherein the display panel comprises a GOA circuit, wherein the GOA circuit comprises a plurality of GOA circuit units cascaded, wherein an n-th GOA circuit unit comprises a pull-up control circuit unit (101), a pull-up circuit unit (102), a first pull-down control circuit unit (103), a second pull-down control circuit unit (104), a pull-down circuit unit (105), a gate opening unit (106), a first capacitor (C1), and a second capacitor (C2);wherein, the pull-up control circuit unit (101), the pull-up circuit unit (102), the first pull-down control circuit unit (103), the second pull-down control circuit unit (104), the pull-down circuit unit (105), and the gate opening unit (106) are all electrically connected to a first node (Q) and a second node (P);the pull-up control circuit unit (101) is respectively connected to a first control signal (U2D) and a second control signal (D2U), and the pull-up control circuit unit (101) is configured to charge the first node (Q) in the circuit to a high potential;the pull-up circuit unit (102) is connected to a clock signal (CK(n)) to pull an output signal (Gn) of the n-th GOA circuit unit up to a high potential of the clock signal (CK(n)),the first pull-down control circuit unit (103) is respectively connected to a clock signal (CK(n−1)) of a previous stage and a clock signal (CK(n+1)) of a next stage, the first pull-down control circuit unit (103) is connected to the pull-up control circuit unit (101), and the first pull-down control circuit unit (103) is configured to control forward and reverse scanning of the n-th GOA unit;the second pull-down control circuit unit (104) is connected to a third control signal (GAS2), when the display panel displays images, the second pull-down control circuit unit (104) is configured to pull down the first node (Q) to a low potential by the second node (P);the pull-down circuit unit (105) is connected to a low voltage signal (VGL) to pull down precharge of the first node (Q) and to pull down a potential of the scan driving signal G(n) to a low potential;the gate opening unit (106) is connected to a fourth control signal (GAS1), when an abnormal power failure occurs, the gate opening unit (106) is configured to open all gates in a display area and release charges in pixels; andone end of the first capacitor (C1) is connected to the first node (Q), the other end of the first capacitor (C1) is connected to the low voltage signal (VGL), and the first capacitor (C1) is configured to provide and maintain the precharged charges of the first node (Q); one end of the second capacitor (C2) is connected to the second node (P), the other end of the second capacitor (C2) is connected to the low voltage signal (VGL), and the second capacitor (C2) is configured to provide and maintain the low potential of the second node (P).

10. The display panel of claim 9, wherein, the pull-up control circuit unit (101) comprises:a first thin film transistor (NT1), wherein a gate of the first thin film transistor (NT1) is connected to a scan driving signal G(n−2) of an (n−2)-th GOA circuit unit, a source of the first thin film transistor (NTT) is connected to the first control signal (U2D), and a drain of the first thin film transistor (NT1) is connected to the first node (Q);a second thin film transistor (NT2), wherein a gate of the second thin film transistor (NT2) is connected to a scan driving signal G(n+2) of an (n+2)-th GOA circuit unit, a source of the second thin film transistor (NT2) is connected to the first node (Q), and a drain of the second thin film transistor (NT2) is connected to the second control signal (D2U); anda fifth thin film transistor (NT5), wherein a gate of the fifth thin film transistor (NT5) is connected to the first node (Q) and the source of the second thin film transistor (NT2), a drain of the fifth thin film transistor (NT5) is connected to the second node (P), and a source of the fifth thin film transistor (NT5) is connected to the low voltage signal (VGL).

11. The display panel of claim 9, wherein, the first pull-down control circuit unit (103) comprises:a third thin film transistor (NT3), wherein a gate of the third thin film transistor (NT3) is connected to the first control signal (U2D), and a source of the third thin film transistor (NT3) is connected to the clock signal (CK(n+1)) of the next stage;a fourth thin film transistor (NT4), wherein a gate of the fourth thin film transistor (NT4) is connected to the second control signal (D2U), and a drain of the fourth thin film transistor (NT4) is connected to the clock signal (CK(n−1)) of the previous stage; anda sixth thin film transistor (NT6), wherein a gate of the sixth thin film transistor (NT6) is connected to a source of the fourth thin film transistor (NT4) and a drain of the third thin film transistor (NT3), respectively, a source of the sixth thin film transistor (NT6) is connected to a high voltage signal (VGH), and a drain of the sixth thin film transistor (NT6) is connected to the second node (P).

12. The display panel of claim 9, wherein, the second pull-down control circuit unit (104) comprises:a seventh thin film transistor (NT7), wherein a gate of the seventh thin film transistor (NT7) is connected to the pull-up circuit unit, and a source of the seventh thin film transistor (NT7) is connected to the third control signal (GAS2); andan eighth thin film transistor (NT8), wherein a gate of the eighth thin film transistor (NT8) is connected to the pull-up circuit unit, a source of the eighth thin film transistor (NT8) is connected to the first node (Q), and a drain of the eighth thin film transistor (NT8) is connected to the source of the seventh thin film transistor (NT7).

13. The display panel of claim 9, wherein, the pull-up circuit unit (102) comprises:a ninth thin film transistor (T9), wherein a gate of the ninth thin film transistor (T9) is connected to a high voltage signal (VGH), and a source of the ninth thin film transistor (T9) is connected to the first node (Q); anda tenth thin film transistor (T10), wherein a gate of the tenth thin film transistor (T10) is connected to a drain of the ninth thin film transistor (T9), and a source of the tenth thin film transistor (T10) is connected to the pull-down circuit unit (105), the gate opening unit (106) and the scan driving signal G(n) of the GOA circuit unit.

14. The display panel of claim 9, wherein, the pull-down circuit unit (105) comprises:an eleventh thin film transistor (T11), wherein a gate of the eleventh thin film transistor (T11) is connected to the second node (P), a drain of the eleventh thin film transistor (T11) is connected to the scan driving signal G(n) of the GOA circuit unit, and a source of the eleventh thin film transistor (T11) is connected to the low voltage signal (VGL).

15. The display panel of claim 9, wherein, the gate opening unit (106) comprises:a twelfth thin film transistor (T12), wherein a gate of the twelfth thin film transistor (T12) is connected to the second node (P), a drain of the twelfth thin film transistor (NT12) is connected to the second node (P), and a source of the twelfth thin film transistor (NT12) is connected to the scan driving signal G(n) of the GOA circuit unit; anda thirteenth thin film transistor (T13), wherein a gate of the thirteenth thin film transistor (T13) is connected to the gate of the twelfth thin film transistor (T12), a drain of the thirteenth thin film transistor (T13) is connected to the low voltage signal (VGL), and a source of the thirteenth thin film transistor (T13) is connected to the second node (P).

16. The display panel of claim 9, wherein, a driving architecture of the GOA circuit comprises single driving or dual driving.