This application is also related to the following co-pending applications identified below, which focus on various aspects of the graphics system described herein. Each of the following applications are hereby incorporated herein by reference.
The present invention relates to computer graphics, and more particularly to interactive graphics systems such as home video game platforms. Still more particularly this invention relates to a graphics system having a copy pipeline capable of performing various conversion and other processing operations when transferring image data between a reconfigurable embedded frame buffer and main memory. The copy pipeline is used to selectively further process and selectively transfer image data to a display buffer or a texture buffer in main memory.
Many of us have seen films containing remarkably realistic dinosaurs, aliens, animated toys and other fanciful creatures. Such animations are made possible by computer graphics. Using such techniques, a computer graphics artist can specify how each object should look and how it should change in appearance over time, and a computer then models the objects and displays them on a display such as your television or a computer screen. The computer takes care of performing the many tasks required to make sure that each part of the displayed image is colored and shaped just right based on the position and orientation of each object in a scene, the direction in which light seems to strike each object, the surface texture of each object, and other factors.
Because computer graphics generation is complex, computer-generated three-dimensional graphics just a few years ago were mostly limited to expensive specialized flight simulators, high-end graphics workstations and supercomputers. The public saw some of the images generated by these computer systems in movies and expensive television advertisements, but most of us couldn't actually interact with the computers doing the graphics generation. All this has changed with the availability of relatively inexpensive 3D graphics platforms such as, for example, the Nintendo 64® and various 3D graphics cards now available for personal computers. It is now possible to interact with exciting 3D animations and simulations on relatively inexpensive computer graphics systems in your home or office.
A problem graphics system designers confronted in the past was to provide a powerful yet inexpensive system which enables various data formats to be stored and processed thereby in a efficient and advantageous manner. Graphics chips used in graphics systems have included a local or on-chip memory for storing data as it is rendered by the graphics pipeline. When data is generated by the graphics chip it is transferred from the local memory to an external memory, where it can be used by, for example, a video interface unit to display the data on a display device. This external memory is typically part of the main memory of the graphics system and is referred to as the external frame buffer (XFB). The processing path of the data between the local memory and the external frame buffer may be referred to as the copy pipeline.
The local memory and the external frame buffer can have a variety of data formats for achieving various functionality in the graphics system. One problem that graphics system designers have faced in the past is to determine what format(s) of data to support in the local memory and the external frame buffer to enable advantageous and efficient use thereof by applications running on the system. Another problem graphics system designers have faced in the past is to find useful and efficient ways in which to maximize the speed, flexibility and overall operation of system. For example, one problem is to determine what elements in the system should be used to perform certain processes or functions and at what time such processes should be performed. Another problem relates to how to best take advantage of processing pipelines, such as the copy pipeline, which has been typically used to transfer data from a local memory of a graphics chip to the main memory of the system.
Various solutions to these problem were offered. For example, graphics systems have used a variety of data formats and have performed conversions between such formats at various points in the graphics processing operation, in an attempt to improve or maximize the overall operation of the system. While some work has been done in the past in connection with such memories, data formats and conversions further improvements are desirable. Specifically, further improvements are desired for high performance, low cost graphics systems, such as home video game systems.
The present invention addresses this problem by providing techniques and arrangements for use in connection with copying out data from an embedded frame buffer to main memory in a graphics system. The invention provides a copy out pipeline which advantageously enables further processing of data and/or data format conversions to be performed “on the fly” during the transfer of the data from the embedded frame buffer to an external destination, such as main memory. The invention further provides a copy pipeline that enables various pixel data formats to be advantageously used in the copy out operation. In addition, the copy pipeline of the invention enables data from the embedded frame buffer to be copied to main memory in a specific format for display or in a variety of texture formats for subsequent use as a texture in a graphics pipeline operation. The copy pipeline of the instant invention is particularly advantageous when used in systems designed for playing interactive 3D video games. In accordance with the instant invention, the embedded frame buffer can be reconfigured to and efficiently used in a variety of modes, including an anti-aliasing mode, a deflicker mode and a YUV (i.e. luma/chroma) mode, thereby increasing the flexibility of the system to support a variety of applications. The desired pixel format for each mode can be selected using, for example, a command to the graphics hardware on which the embedded frame buffer is provided. The copy pipeline can process and selectively further convert data in any of the formats supported by the embedded frame buffer.
In accordance with the invention, the copy pipeline is advantageously used to further process the data from the embedded frame buffer prior to storing the data in the external frame buffer. For example, the copy pipeline can be used to convert the data between a variety of useful formats to, for example, reduce the amount of memory needed to store the data, and/or provide the data in desired format for use in further processing by the graphics system. The copy pipeline can also be used to further process the frame data in a manner that improves the display quality and/or modifies the display characteristics.
In accordance with one aspect provided by the invention, the graphics system, includes an embedded frame buffer and a copy pipeline which transfers data from the embedded frame buffer to an external location, wherein the copy pipeline converts the data from one format to another format prior to writing the data to the external location. The external location may be a display buffer or a texture buffer in the main memory of the graphics system. The copy pipeline converts the data to a display format if the data is transferred to the display buffer and a texture format if the data is transferred to the texture buffer. The graphics pipeline is operable to use the data in the texture buffer during a subsequent rendering process. The copy pipeline selectively reads data from the embedded frame buffer in various RGB color formats or a YUV color format, and writes data to main memory in either a display format or a variety of texture formats.
In accordance with another aspect of the invention, a method of transferring data from a graphics chip to an external destination is provided. The method includes storing image data in an embedded frame buffer of the graphics chip, initiating a copy out operation for transferring data from the embedded frame buffer to the external destination, converting the data from one format to another format during the copy out operation, and writing the converted data to the external destination. The method includes either converting the data to a texture format and writing the texture format data to a texture buffer, or converting the data to a display format and writing the display format data to a display buffer. The copy pipeline is also operable to selectively perform scaling, gamma correction and/or anti-aliasing operations during the copy out process and prior to writing the data to main memory. The converting step includes performing at least one of the following conversions: RGB color format to another RGB color format; YUV color format to another YUV color format; RGB color format to YUV color format; and YUV color format to RGB color format.
These and other features and advantages provided by the invention will be better and more completely understood by referring to the following detailed description of presently preferred embodiments in conjunction with the drawings, of which:
a illustrates an exemplary conversion of RGB format to YUV format;
b shows an exemplary block diagram of the data paths used for vertical scaling;
a shows an exemplary 7 tap vertical filter used for anti-aliasing in accordance with a preferred embodiment of the instant invention;
b shows a block diagram of the anti-aliasing buffering used in accordance with a preferred embodiment of the instant invention;
c shows the vertical filter of
d shows a block diagram of the de-flickering buffering used in accordance with a preferred embodiment of the instant invention;
e shows a conversion matrix in accordance with a preferred embodiment of the invention;
f shows texture tiles being stored in main memory;
a and 14b illustrate two conversions used to convert data from YUV420 format to YUV444 format;
In this example, system 50 is capable of processing, interactively in real time, a digital representation or model of a three-dimensional world. System 50 can display some or all of the world from any arbitrary viewpoint. For example, system 50 can interactively change the viewpoint in response to real time inputs from handheld controllers 52a, 52b or other input devices. This allows the game player to see the world through the eyes of someone within or outside of the world. System 50 can be used for applications that do not require real time 3D interactive display (e.g., 2D display generation and/or non-interactive display), but the capability of displaying quality 3D images very quickly can be used to create very realistic and exciting game play or other graphical interactions.
To play a video game or other application using system 50, the user first connects a main unit 54 to his or her color television set 56 or other display device by connecting a cable 58 between the two. Main unit 54 produces both video signals and audio signals for controlling color television set 56. The video signals are what controls the images displayed on the television screen 59, and the audio signals are played back as sound through television stereo loudspeakers 61L, 61R.
The user also needs to connect main unit 54 to a power source. This power source may be a conventional AC adapter (not shown) that plugs into a standard home electrical wall socket and converts the house current into a lower DC voltage signal suitable for powering the main unit 54. Batteries could be used in other implementations.
The user may use hand controllers 52a, 52b to control main unit 54. Controls 60 can be used, for example, to specify the direction (up or down, left or right, closer or further away) that a character displayed on television 56 should move within a 3D world. Controls 60 also provide input for other applications (e.g., menu selection, pointer/cursor control, etc.). Controllers 52 can take a variety of forms. In this example, controllers 52 shown each include controls 60 such as joysticks, push buttons and/or directional switches. Controllers 52 may be connected to main unit 54 by cables or wirelessly via electromagnetic (e.g., radio or infrared) waves.
To play an application such as a game, the user selects an appropriate storage medium 62 storing the video game or other application he or she wants to play, and inserts that storage medium into a slot 64 in main unit 54. Storage medium 62 may, for example, be a specially encoded and/or encrypted optical and/or magnetic disk. The user may operate a power switch 66 to turn on main unit 54 and cause the main unit to begin running the video game or other application based on the software stored in the storage medium 62. The user may operate controllers 52 to provide inputs to main unit 54. For example, operating a control 60 may cause the game or other application to start. Moving other controls 60 can cause animated characters to move in different directions or change the user's point of view in a 3D world. Depending upon the particular software stored within the storage medium 62, the various controls 60 on the controller 52 can perform different functions at different times.
Example Electronics of Overall System
In this example, main processor 110 (e.g., an enhanced IBM Power PC 750) receives inputs from handheld controllers 108 (and/or other input devices) via graphics and audio processor 114. Main processor 110 interactively responds to user inputs, and executes a video game or other program supplied, for example, by external storage media 62 via a mass storage access device 106 such as an optical disk drive. As one example, in the context of video game play, main processor 110 can perform collision detection and animation processing in addition to a variety of interactive and control functions.
In this example, main processor 110 generates 3D graphics and audio commands and sends them to graphics and audio processor 114. The graphics and audio processor 114 processes these commands to generate interesting visual images on display 59 and interesting stereo sound on stereo loudspeakers 61R, 61L or other suitable sound-generating devices.
Example system 50 includes a video encoder 120 that receives image signals from graphics and audio processor 114 and converts the image signals into analog and/or digital video signals suitable for display on a standard display device such as a computer monitor or home color television set 56. System 50 also includes an audio codec (compressor/decompressor) 122 that compresses and decompresses digitized audio signals and may also convert between digital and analog audio signaling formats as needed. Audio codec 122 can receive audio inputs via a buffer 124 and provide them to graphics and audio processor 114 for processing (e.g., mixing with other audio signals the processor generates and/or receives via a streaming audio output of mass storage access device 106). Graphics and audio processor 114 in this example can store audio related information in an audio memory 126 that is available for audio tasks. Graphics and audio processor 114 provides the resulting audio output signals to audio codec 122 for decompression and conversion to analog signals (e.g., via buffer amplifiers 128L, 128R) so they can be reproduced by loudspeakers 61L, 61R.
Graphics and audio processor 114 has the ability to communicate with various additional devices that may be present within system 50. For example, a parallel digital bus 130 may be used to communicate with mass storage access device 106 and/or other components. A serial peripheral bus 132 may communicate with a variety of peripheral or other devices including, for example:
3D graphics processor 154 performs graphics processing tasks. Audio digital signal processor 156 performs audio processing tasks. Display controller 164 accesses image information from main memory 112 and provides it to video encoder 120 for display on display device 56. Audio interface and mixer 160 interfaces with audio codec 122, and can also mix audio from different sources (e.g., streaming audio from mass storage access device 106, the output of audio DSP 156, and external audio input received via audio codec 122). Processor interface 150 provides a data and control interface between main processor 110 and graphics and audio processor 114.
Memory interface 152 provides a data and control interface between graphics and audio processor 114 and memory 112. In this example, main processor 110 accesses main memory 112 via processor interface 150 and memory interface 152 that are part of graphics and audio processor 114. Peripheral controller 162 provides a data and control interface between graphics and audio processor 114 and the various peripherals mentioned above. Audio memory interface 158 provides an interface with audio memory 126.
Example Graphics Pipeline
Command processor 200 receives display commands from main processor 110 and parses them—obtaining any additional data necessary to process them from shared memory 112. The command processor 200 provides a stream of vertex commands to graphics pipeline 180 for 2D and/or 3D processing and rendering. Graphics pipeline 180 generates images based on these commands. The resulting image information may be transferred to main memory 112 for access by display controller/video interface unit 164—which displays the frame buffer output of pipeline 180 on display 56.
Command processor 200 performs command processing operations 200a that convert attribute types to floating point format, and pass the resulting complete vertex polygon data to graphics pipeline 180 for rendering/rasterization. A programmable memory arbitration circuitry 130 (see
Transform unit 300 performs a variety of 2D and 3D transform and other operations 300a (see
Setup/rasterizer 400 includes a setup unit which receives vertex data from transform unit 300 and sends triangle setup information to one or more rasterizer units (400b) performing edge rasterization, texture coordinate rasterization and color rasterization.
Texture unit 500 (which may include an on-chip texture memory (TMEM) 502) performs various tasks related to texturing including for example:
Texture unit 500 outputs filtered texture values to the texture environment unit 600 for texture environment processing (600a). Texture environment unit 600 blends polygon and texture color/alpha/depth, and can also perform texture fog processing (600b) to achieve inverse range based fog effects. Texture environment unit 600 can provide multiple stages to perform a variety of other interesting environment-related functions based for example on color/alpha modulation, embossing, detail texturing, texture swapping, clamping, and depth blending.
Pixel engine 700 performs depth (z) compare (700a) and pixel blending (700b). In this example, pixel engine 700 stores data into an embedded (on-chip) frame buffer memory 702. Graphics pipeline 180 may include one or more embedded DRAM memories 702 to store frame buffer and/or texture information locally. Z compares 700a′ can also be performed at an earlier stage in the graphics pipeline 180 depending on the rendering mode currently in effect (e.g., z compares can be performed earlier if alpha testing is not required). The pixel engine 700 includes a copy operation 700c that periodically writes on-chip frame buffer 702 to main memory 112 for access by display/video interface unit 164. This copy operation 700c can also be used to copy embedded frame buffer 702 contents to textures in the main memory 112 for dynamic texture synthesis effects. Anti-aliasing and other filtering can be performed during the copy-out operation. The frame buffer output of graphics pipeline 180 (which is ultimately stored in main memory 112) is read each frame by display/video interface unit 164. Display controller/video interface 164 provides digital RGB pixel values for display on display 102.
Example Configurations for the Embedded Frame Buffer
As generally shown in
Example RGB(A) Formats for the Embedded Frame Buffer
In this example, the embedded frame buffer (EFB) has a memory capacity of approximately 2 MB. The maximum pixel width and height of the frame buffer is determined by the size of each pixel. In accordance with the invention, and as shown in
The 48-bit format for the embedded frame buffer (EFB) is preferably intended for non-anti-aliasing, and has the following features:
In this non-anti-aliasing mode, the 48-bit format can, in this example, support a maximum resolution of 640×528. Thus, the width must be between 0-640 and the EFB stride is fixed at 640 pixels. This non-antaliasing mode is based on a single point sample within each pixel. As indicated above, the point sample of each pixel is given a 24-bit color value and a 24-bit Z value. The color value may have 8 bits each for red, green and blue values when no alpha is used, or it may have 6 bits each for red, green, blue and alpha.
96-Bit Pixel Size Configuration
The 96-bit super-sampling pixel format is preferably used for anti-aliasing and has the following features:
This 96-bit format can support a maximum resolution of 640×264. The width is preferably between 0-640 and the stride is fixed at 640.
In this example, the 96-bit format is used for anti-aliasing. However, this format may be used to achieve functionality other than anti-aliasing where three supersamples per pixel are desired. In other words, the 96-bit format provides the ability to store three samples (super-samples) for each pixel, as opposed to the single point sample per pixel as used in the 48-bit configuration.
As can be seen from the above, there are inherent tradeoffs between the 48-bit and 96-bit pixel formats. While the 96-bit anti-aliasing format enables an increase visual quality on the polygon edges and intersections, it does cost performance and Z quality. The 96 bit super-sampling EFB format requires twice as much memory as 48-bit point sampled pixels. This mode also reduces Z buffering precision to 16 bits rather than 24 bits in other formats. In this example, anti-aliasing also reduces peak fill rate from 800 Mpixels/s to 400 Mpixels/s. However, if more than one stage is employed in the texture environment unit (TEV), this reduction is hidden, in that, in this example, using two TEV stages also reduces the fill rate to 400 Mpixels/s.
In one embodiment, the rendering rate with anti-aliasing activated drops down to two pixels/clock due to the embedded frame buffer 702 bandwidth limitations. However, if two or more textures are turned on, the rate at which pixel quads are sent to the pixel engine 700 drops down to less than or equal to one pixel quad every two clocks in this particular embodiment. In this case, turning on anti-aliasing will not impact fill rate. Thus, if a particular scene is geometry-limited, then anti-aliasing will not adversely impact rendering performance. On the other hand, if a particular scene is fill-limited, rendering performance may be substantially adversely impacted by activating anti-aliasing as opposed to using the point sampled mode. The same application can activate and deactivate anti-aliasing for different scenes and different images depending on whether the scenes or images are geometry-limited or fill-limited—or depending upon the image quality required in a particular scene or image. The ability to dynamically change the pixel format in the frame buffer to, for example, activate and deactivate anti-aliasing, on a frame-by-frame basis provides great flexibility in allowing an application programmer to make tradeoffs between image quality and speed performance.
Anti-Aliasing Using the 96-Bit Configuration
The particular and preferred anti-aliasing methods and arrangements for use in connection with the instant invention are disclosed in commonly owned and co-pending application Ser. No. 09/726,226, filed Nov. 28, 2000 now U.S. Pat. 6,999,100 issued on Feb. 14, 2006 and entitled “Method and Apparatus For Anti-Aliasing In A Graphics System”, which is incorporated by reference herein in its entirety. A brief explanation of this anti-aliasing is provided below, in order to give a more complete understanding of the 96-bit pixel format for the embedded frame buffer.
In accordance with the anti-aliasing embodiment, anti-aliasing is performed in two main phases. In the first phase, data is loaded into the embedded frame buffer using three supersamples per pixel and the 96-bit pixel EFB format. In the second phase the data is read (or copied out) from the embedded frame buffer and further processed by the copy pipeline. The 96-bit format is particularly advantageous for achieving the first phase of anti-aliasing, however, it can be used for any other suitable purpose as well.
In this example anti-aliasing use of the 96-bit format, the first anti-aliasing phase occurs when the rasterizer is performing edge rasterization into the embedded frame buffer (EFB) 702. Preferably, this rasterizer is an edge and z rasterizer which generates x, y, z and coverage mask values for programmable super-sample locations within every visible pixel quad contained by the current triangle or other primitive being rendered. The pixel quads have three programmable subpixel locations within each pixel. The pixel quad includes 4 pixels in a 2×2 configuration. Within each pixel in the quad, three super-sample locations are programmably selected and specified. Preferably, the programmer can set the subsample locations by writing global registers. Since the location of each of the super-samples in each pixel is programmable in the example embodiment, the particular sampling locations for each quad can be changed as desired for the particular application. On the other hand, in alternative embodiments, a particularly optimal multisample location values could be fixed (e.g., set in hardware) so the application programmer does not need to worry about it. Thus, while the locations are programmable in the example embodiment, a hardwired optional pattern could be used in lieu of programmability. Whatever pattern is selected, it can be repeated across a certain number of neighboring pixels in a frame.
Once all of the primitives have been rendered for a frame, the embedded frame buffer will contain super-sampled pixel information for an entire frame. Due to the fact that three supersamples are provided for each pixel, and each sample includes 16 bit color values and a 16 bit z value, each pixel is represented by 96-bits in the embedded frame buffer. The embedded frame buffer is then ready for use by the copy pipeline, wherein the second phase of anti-aliasing can be performed. This second phase will be described in more detail below in connection with the copy pipeline. Further details regarding anti-aliasing are provided in the co-pending applications identified above.
YUV Embedded Frame Buffer Configuration
The preferred location of the images are shown in
Example Pixel Format Command
As explained above, the embedded frame buffer 702 can be selectively configured to support two RGB(A) pixel formats (48-bit and 96-bit) and a YUV format. The desired pixel format can preferably be set on a frame-by-frame basis using the API. An example API function for this purpose is as follows:
GXSetPixelFormat:
Argument:
This function sets the format of the embedded frame buffer. The function is called before any drawing operations are performed. The pixel format cannot be changed in the middle of a frame in the example embodiment. The 16 bit Z values (in multisample or anti-aliasing mode) can be uncompressed or compressed. The compressed values give a better precision and range. The Ztop flag can be used to perform depth comparisons before texture mapping (Z-before-texture). This can improves the texture bandwidth because less texels need to be fetched and filtered.
Interface Between the Pixel Engine and The Embedded Frame Buffer
An exemplary interface between the pixel engine 700 and the embedded frame buffer 702 is shown in
Example Copy Out Operations and Pipeline
Copy out operations, implemented in this example through what is referred to as the copy pipeline, is used to further process the pixel data from the embedded frame buffer (EFB) and to ultimately write the frame data in a selected format into the external frame buffer (XFB) 113 of main memory 112 as display data for display by the video interface or as texture data for later use by the graphics pipeline (see
A general block diagram of the copy pipeline, as it mainly relates to the processing of data from the EFB when in either of the two RGB(A) pixel configurations, is shown in
A more complete block diagram of the copy out pipeline for all EFB configurations (i.e. RGB(A) and YUV) is shown in
Referring now more particularly to
If the embedded frame buffer is configured for and contains data in any of the RGB(A) formats describe above, the copy pipeline performs anti-aliasing/deflickering operations, preferably using a programmable 7-tap vertical filter, as illustrated by block 628 in
If the embedded frame buffer is configured for and holds data in YUV420 format as described above, the copy pipeline has a slightly different operation as shown by the lower portion of
Textures can be created by copying the Embedded Frame Buffer (EFB) to main memory using the GXCopyTex function. This is useful when creating dynamic shadow maps, environment maps, motion blur effects, etc.
All non-color index texture types except compressed textures (GX_TF_CMPR) can be created during the copy. The texture copy operation will create the correct tiling and formatting of the texture so it can be read directly by the hardware. Optionally, a box filter can be applied to the image in the EFB in order to create a lower level of detail (LOD) texture. The box filter can be used to create mipmaps from the EFB data. The following table shows exemplary texture copy formats and conversion notes.
Normally, the source and destination rectangles would have the same size. However, when copying small textures that will be composited into a larger texture the source and destination rectangles may differ. The format GX_TF_A8 is used specifically to copy the alpha channel from the EFB into a GXTF_I8 formatted texture. The GX_TF_I8 will copy the luminance of the EFB into a GX_TF_I8 texture. When reading a texture, GX_TF_A8 and GX_TF_I8 are equivalent. When color textures are converted from an GX_PF_RGB8_Z24 pixel format to a lower-resolution color format, like GX_TF_RGB565, the least significant bits (LSBs) of the 8-bit colors are truncated. When color textures are converted from a lower resolution pixel format, such as GX_PF_RGB565_Z16, to a higher resolution texture format, such as GX_TF_RGB8, the most significant bits (MSBs) of each pixel are replicated in the LSBs of each texel. This conversion process distributes the estimation error evenly and allows each texel to represent the minimum or maximum value. In general, one should only copy textures containing alpha from an EFB with format GX_PF_RGBA6_Z24. When copying texture containing alpha from an EFB without alpha, alpha will be set to its maximum value. The GX_TF_Z24X8 format can be used to copy the 24-bit Z buffer to a 32-bit texture (equivalent format to GX_TF_RGBA8). To copy a texture, the application preferably first allocates a buffer in main memory the size of the texture to be copied. This size can be determined using, for example, a GXGetTexBufferSize function. This function preferably takes into account texture padding and texture type in its calculations.
As can be seen from the above description, the copy out process in accordance with the instant invention enables various data formats to be used and various conversions/operations to be performed such that significant flexibility and functionality is provided thereby. By supporting YUV formats and enabling copy out as a texture, the copy pipeline line can be used to, for example, assist the main processor in performing motion compensation. The copy out process as described above can be used not only to efficiently move and process data from the embedded frame buffer to the external frame buffer for display or as texture, but it also enables, for example, streaming video to be superimposed on a polygon by using the texture copy feature based on MPEG data which uses the YUV color space.
Each of the copy pipeline operations described above are explained in greater detail below.
Exemplary Anti-Aliasin During Copy Out
As briefly explained above, when anti-aliasing is desired and the embedded frame buffer is configured for the 96-bit anti-aliased pixel data (e.g. R5G6B5 and Z16), a second stage of anti-aliasing can be performed during copy out. Specifically, the second stage of anti-aliasing is performed by the anti-aliasing/deflicker section 622 during copy-out from the embedded frame buffer (EFB) 702 to the external frame buffer (XFB) 113.
The anti-aliasing/deflickering section 622 of the copy pipeline preferably applies a 7 tap vertical filter 628 (see
In order to avoid the use of full line buffers, the copy operation preferably uses anti-aliasing (AA) buffering, wherein the copy is performed in strips of 32 pixels wide (X axis). The data-path for the strip-buffers in this exemplary AA buffering is shown in the block diagram of
It is noted that additional details regarding anti-aliasing/de-flickering techniques and arrangements are provided in the commonly owned and co-pending application identified above. Inasmuch as this invention is directed to the embedded frame buffer and the overall copy out operation, regardless of the specific anti-aliasing operation used, further details regarding anti-aliasing are not provided herein.
Exemplary De-Flicker Filtering During Copy Out
The same vertical filter can be used during copy-out in a non-anti-aliasing mode to achieve a de-flickering function using point sampled pixels. In this mode, the sample patterns are not programmable. As shown in
Example RGB to YUV Conversion During Copy Out
A luma/chroma (YUV) format stores the same visual quality pixel as RGB, but requires only two-thirds of the memory. Therefore, during the copy operation, the RGB(A) format in the EFB is converted to a YUV format in the XFB, in order to reduce the amount of main memory used for the external frame buffer (XFB). This conversion is done by the RGB to YUV section 624. An illustration of the conversion operation is shown in
Vertical (Y) Scaling During Copy Out
The Y scale section 626 in the copy pipeline enables arbitrary scaling of a rendered image in the vertical direction. Horizontal scaling is preferably done during video display. A Y scale factor is defined in the API and determines the number of lines that will be copied, and can be used to compute the proper XFB size. A block diagram for the preferred vertical scaling in accordance with the instant invention is shown in
Gamma Correction During Copy Out
The gamma correction section 623 is used to correct for the non-linear response of the eye (and sometimes the monitor) to linear changes in color intensity values. Three choices of gamma may be provided (such as 1.0, 1.7 and 2.2). The default gamma is preferably 1.0 and is set in, for example, a GXInit command in the API.
Example Conversion Operations Usable During Copy Out
RGB to YCrCb(4:4:4) Conversion
This conversion is used to reduce the amount of external frame-buffer needed by ⅓. The following equations are used for the conversion:
Y=0.257R+0.504G+0.098B+16
Cb=−0.148R−0.291G+0.439B+128
Cr=0.439R−0.368G−0.071B+128
Four pixels in a scan-line are converted in one cycle.
YCrCb(4:4:4) to YCrCb(4:2:2)
An illustration of the YUV444 to Y422 conversion is shown in
c′(0,0)=¼*c(0,0)+½*c(0,0)+¼*c(1,0)
c′(2,0)=¼*c(1,0)+½*c(2,0)+¼*c(3,0)
c′(4,0)=¼*c(3,0)+½*c(4,0)+¼*c(5,0)
c′(m,n)=¼*c(m−1,n)+½*c(m,n)+1/4*c(m+1,n)
YCrCb(4:2:0) to YCrCb(4:4:4)
This conversion is done in two parts, as illustrated in
c′(0,0)=¾*c(0,0.5)+¼*c(0,0.5)
c′(2,0)=¾*c(2,0.5)+¼*c(2,0.5)
c′(4,0)=¾*c(4,0.5)+¼*c(4,0.5)
c′(0,1)=¾*c(0,0.5)+¼*c(0,2.5)
c′(2,1)=¾*c(2,0.5)+¼*c(2,2.5)
c′(4,1)=¾*c(4,0.5)+¼*c(4,2.5)
c′(0,2)=¾*c(0,2.5)+¼*c(0,0.5)
c′(2,2)=¾*c(2,2.5)+¼*c(2,0.5)
c′(4,2)=¾*c(4,2.5)+¼*c(4,0.5)
c′(m,n)=¾*c(m,n−0.5)+¼*c(m,n+1.5) for n=odd
c′(m,n)=¾*c(m,n+0.5)+¼*c(m,n−1.5) for n=even
The second part of this YUV420 to YUV444 conversion, as shown in
c′(0,0)=c(0,0)
c′(1,0)=½*c(0,0)+½*c(2,0)
c′(2,0)=c(2,0)
c′(3,0)=½*c(2,0)+½*c(4,0)
c′(m,n)=c(m,n) m is odd
c(m,n)=½*c(m−1,n)+½c(m+1,n) m is even
YcbCr (4:4:4) to RGB conversion
MPEG2 operates in YCbCr (YUV) color space. This conversion can be used to convert the YUV data to RGB data during copy out. The following equations are used for this conversions:
R=1.164(Y−16)+1.596(Cr−128)
G=1.164(Y−16)−0.813(Cr−128)−0.391(Cb−128)
B=1.164(Y−16)+2.018(Cb−128)
Four pixels in a scan-line are converted in one cycle.
Example Copy Out Commands
The EFB source and destination of the display copy operation is specified using an exemplary API function as follows:
GXCopyFBToDisplay
Argument:
This function copies the contents of the embedded frame buffer (EFB) to the display buffer 113 in main memory. By the term “copy out” we don't mean simply a transfer of all the information; rather, we mean that the contents of the embedded frame buffer are read out, further processed (e.g., filtered, resampled, scaled, etc.) and that the resulting data is then sent elsewhere (e.g., to an external point sample type frame buffer). The origin of the rectangle is defined by SrcLeft(X) and SrcTop(Y). The Clear flag enables clearing of the color and z buffer to the current clear color and z values. The clearing of the embedded frame buffer preferably occurs simultaneously with the copy operation.
The following exemplary function can be used to set controls for the copy operations:
GXSetCopyControl
Arguments:
This function sets the controls used during copy from the embedded frame buffer to the display buffer. These controls are set once and then multiple copy commands can be issued.
The following is an exemplary API command for copying data out of the embedded frame buffer as a texture:
GXCopyFBToTexture
Argument:
This function copies the embedded frame buffer to a texture image buffer in main memory in order to generate texture images for subsequent use by the graphics pipeline.
The following lists exemplary parameters that can be designated using the exemplary API commands above:
GXFbClamps:
GXFbInterlace:
GXZCmprFormats:
GXGamma:
GXTexFormats:
GXPixelFormats:
Example Pixel Engine Registers
Control Register Bits:
Bits 0-2 designate the pixel type for the copy operation. Writing to this control register causes the graphics pipe stages between the edge rasterizer (RAS0) and the pixel engine (PE) to be flushed. In this example, this will can take a minimum of 90 cycles. Writing to this register can also be used to sync up copy texture with rendering a primitive that uses the texture.
Texture Copy Register Bits:
The pixel types allowed for this operation are RGB8, RGBA6, RGB_AA (i.e. anti-aliasing (R5G6B5)), YUV8 and YUV420. Bits 3-6 determine the format of the texture stored by the copy command in texture buffer. In this example, this texture formatting is done in the texture format section 640 shown in
Display Copy Register Bits:
The pixel types allowed for this operation are RGB8, RGBA6, RGB_AA (anti-aliasing) and YUV420. Clr is not supported for pixel type YUV420 and should be set to 0. Gamma correction is also not supported for pixel type YUV420 in this example.
Other Example Compatible Implementations
Certain of the above-described system components 50 could be implemented as other than the home video game console configuration described above. For example, one could run graphics application or other software written for system 50 on a platform with a different configuration that emulates system 50 or is otherwise compatible with it. If the other platform can successfully emulate, simulate and/or provide some or all of the hardware and software resources of system 50, then the other platform will be able to successfully execute the software.
As one example, an emulator may provide a hardware and/or software configuration (platform) that is different from the hardware and/or software configuration (platform) of system 50. The emulator system might include software and/or hardware components that emulate or simulate some or all of hardware and/or software components of the system for which the application software was written. For example, the emulator system could comprise a general purpose digital computer such as a personal computer, which executes a software emulator program that simulates the hardware and/or firmware of system 50.
Some general purpose digital computers (e.g., IBM or Macintosh personal computers and compatibles) are now equipped with 3D graphics cards that provide 3D graphics pipelines compliant with DirectX or other standard 3D graphics command APIs. They may also be equipped with stereophonic sound cards that provide high quality stereophonic sound based on a standard set of sound commands. Such multimedia-hardware-equipped personal computers running emulator software may have sufficient performance to approximate the graphics and sound performance of system 50. Emulator software controls the hardware resources on the personal computer platform to simulate the processing, 3D graphics, sound, peripheral and other capabilities of the home video game console platform for which the game programmer wrote the game software.
As one example, in the case where the software is written for execution on a platform using an IBM PowerPC or other specific processor and the host 1201 is a personal computer using a different (e.g., Intel) processor, emulator 1303 fetches one or a sequence of binary-image program instructions from storage medium 62 and converts these program instructions to one or more equivalent Intel binary-image program instructions. The emulator 1303 also fetches and/or generates graphics commands and audio commands intended for processing by the graphics and audio processor 114, and converts these commands into a format or formats that can be processed by hardware and/or software graphics and audio processing resources available on host 1201. As one example, emulator 1303 may convert these commands into commands that can be processed by specific graphics and/or or sound hardware of the host 1201 (e.g., using standard DirectX, OpenGL and/or sound APIs).
An emulator 1303 used to provide some or all of the features of the video game system described above may also be provided with a graphic user interface (GUI) that simplifies or automates the selection of various options and screen modes for games run using the emulator. In one example, such an emulator 1303 may further include enhanced functionality as compared with the host platform for which the software was originally intended.
A number of program modules including emulator 1303 may be stored on the hard disk 1211, removable magnetic disk 1215, optical disk 1219 and/or the ROM 1252 and/or the RAM 1254 of system memory 1205. Such program modules may include an operating system providing graphics and sound APIs, one or more application programs, other program modules, program data and game data. A user may enter commands and information into personal computer system 1201 through input devices such as a keyboard 1227, pointing device 1229, microphones, joysticks, game controllers, satellite dishes, scanners, or the like. These and other input devices can be connected to processing unit 1203 through a serial port interface 1231 that is coupled to system bus 1207, but may be connected by other interfaces, such as a parallel port, game port Fire wire bus or a universal serial bus (USB). A monitor 1233 or other type of display device is also connected to system bus 1207 via an interface, such as a video adapter 1235.
System 1201 may also include a modem 1154 or other network interface means for establishing communications over a network 1152 such as the Internet. Modem 1154, which may be internal or external, is connected to system bus 123 via serial port interface 1231. A network interface 1156 may also be provided for allowing system 1201 to communicate with a remote computing device 1150 (e.g., another system 1201) via a local area network 1158 (or such communication may be via wide area network 1152 or other communications path such as dial-up or other communications means). System 1201 will typically include other peripheral output devices, such as printers and other standard peripheral devices.
In one example, video adapter 1235 may include a 3D graphics pipeline chip set providing fast 3D graphics rendering in response to 3D graphics commands issued based on a standard 3D graphics application programmer interface such as Microsoft's DirectX 7.0 or other version. A set of stereo loudspeakers 1237 is also connected to system bus 1207 via a sound generating interface such as a conventional “sound card” providing hardware and embedded software support for generating high quality stereophonic sound based on sound commands provided by bus 1207. These hardware capabilities allow system 1201 to provide sufficient graphics and sound speed performance to play software stored in storage medium 62.
While the invention has been described in connection with what is presently considered to be the most practical and preferred embodiment, it is to be understood that the invention is not to be limited to the disclosed embodiment, but on the contrary, is intended to cover various modifications and equivalent arrangements included within the scope of the appended claims.
This application is a continuation of application Ser. No. 09/722,663, filed Nov. 28, 2000 now U.S. Pat. No. 7,184,059 which claims the benefit of provisional application No. 60/227,030, filed Aug. 23, 2000.
Number | Name | Date | Kind |
---|---|---|---|
4218760 | Levy | Aug 1980 | A |
4275413 | Sakamoto et al. | Jun 1981 | A |
4357624 | Greenberg | Nov 1982 | A |
4463380 | Hooks, Jr. | Jul 1984 | A |
4491836 | Collmeyer et al. | Jan 1985 | A |
4586038 | Sims et al. | Apr 1986 | A |
4600919 | Stern | Jul 1986 | A |
4615013 | Yan et al. | Sep 1986 | A |
4625289 | Rockwood | Nov 1986 | A |
4653012 | Duffy et al. | Mar 1987 | A |
4692880 | Merz et al. | Sep 1987 | A |
4695943 | Keeley et al. | Sep 1987 | A |
4710876 | Cline et al. | Dec 1987 | A |
4768148 | Keeley et al. | Aug 1988 | A |
4785395 | Keeley | Nov 1988 | A |
4790025 | Inoue et al. | Dec 1988 | A |
4808988 | Burke et al. | Feb 1989 | A |
4812988 | Duthuit et al. | Mar 1989 | A |
4817175 | Tenenbaum et al. | Mar 1989 | A |
4829452 | Kang et al. | May 1989 | A |
4833601 | Barlow et al. | May 1989 | A |
4855934 | Robinson | Aug 1989 | A |
4888712 | Barkans et al. | Dec 1989 | A |
4897806 | Cook et al. | Jan 1990 | A |
4907174 | Priem | Mar 1990 | A |
4918625 | Yan | Apr 1990 | A |
4935879 | Ueda | Jun 1990 | A |
4965751 | Thayer et al. | Oct 1990 | A |
4974176 | Buchner et al. | Nov 1990 | A |
4974177 | Nishiguchi | Nov 1990 | A |
4975977 | Kurosu et al. | Dec 1990 | A |
4989138 | Radochonski | Jan 1991 | A |
5003496 | Hunt, Jr. et al. | Mar 1991 | A |
5016183 | Shyong | May 1991 | A |
5018076 | Johary et al. | May 1991 | A |
5043922 | Matsumoto | Aug 1991 | A |
5056044 | Frederickson et al. | Oct 1991 | A |
5062057 | Blacken et al. | Oct 1991 | A |
5086495 | Gray et al. | Feb 1992 | A |
5091967 | Ohsawa | Feb 1992 | A |
5097427 | Lathrop et al. | Mar 1992 | A |
5144291 | Nishizawa | Sep 1992 | A |
5163126 | Einkauf et al. | Nov 1992 | A |
5179638 | Dawson et al. | Jan 1993 | A |
5204944 | Wolberg et al. | Apr 1993 | A |
5224208 | Miller, Jr. et al. | Jun 1993 | A |
5239624 | Cook et al. | Aug 1993 | A |
5241658 | Masterson et al. | Aug 1993 | A |
5255353 | Itoh | Oct 1993 | A |
5268995 | Diefendorff et al. | Dec 1993 | A |
5268996 | Steiner et al. | Dec 1993 | A |
5278948 | Luken, Jr. | Jan 1994 | A |
5307450 | Grosssman | Apr 1994 | A |
5315692 | Hansen et al. | May 1994 | A |
5345541 | Kelley et al. | Sep 1994 | A |
5353424 | Partovi et al. | Oct 1994 | A |
5357579 | Buchner et al. | Oct 1994 | A |
5361386 | Watkins et al. | Nov 1994 | A |
5363475 | Baker et al. | Nov 1994 | A |
5377313 | Scheibl | Dec 1994 | A |
5394516 | Winser | Feb 1995 | A |
5402532 | Epstein et al. | Mar 1995 | A |
5404445 | Matsumoto | Apr 1995 | A |
5408650 | Arsenault | Apr 1995 | A |
5412796 | Olive | May 1995 | A |
5415549 | Logg | May 1995 | A |
5416606 | Katayama et al. | May 1995 | A |
5422997 | Nagashima | Jun 1995 | A |
5432895 | Myers | Jul 1995 | A |
5432900 | Rhodes et al. | Jul 1995 | A |
5438663 | Matsumoto et al. | Aug 1995 | A |
5448689 | Matsuo et al. | Sep 1995 | A |
5461712 | Chelstowski et al. | Oct 1995 | A |
5467438 | Nishio et al. | Nov 1995 | A |
5467459 | Alexander et al. | Nov 1995 | A |
5469535 | Jarvis et al. | Nov 1995 | A |
5473736 | Young | Dec 1995 | A |
5475803 | Stearns et al. | Dec 1995 | A |
5487146 | Guttag et al. | Jan 1996 | A |
5490240 | Foran et al. | Feb 1996 | A |
5495563 | Winser | Feb 1996 | A |
5504499 | Horie et al. | Apr 1996 | A |
5506604 | Nally et al. | Apr 1996 | A |
5535374 | Olive | Jul 1996 | A |
5543824 | Priem et al. | Aug 1996 | A |
5544292 | Winser | Aug 1996 | A |
5548709 | Hannah et al. | Aug 1996 | A |
5553228 | Erb et al. | Sep 1996 | A |
5557712 | Guay | Sep 1996 | A |
5559954 | Sakoda et al. | Sep 1996 | A |
5561746 | Murata et al. | Oct 1996 | A |
5561752 | Jevans | Oct 1996 | A |
5563989 | Billyard | Oct 1996 | A |
5566285 | Okada | Oct 1996 | A |
5573402 | Gray | Nov 1996 | A |
5579456 | Cosman | Nov 1996 | A |
5586234 | Sakuraba et al. | Dec 1996 | A |
5593350 | Bouton et al. | Jan 1997 | A |
5600763 | Greene et al. | Feb 1997 | A |
5606650 | Kelley et al. | Feb 1997 | A |
5607157 | Nagashima | Mar 1997 | A |
5608864 | Bindlish et al. | Mar 1997 | A |
5616031 | Logg | Apr 1997 | A |
5621867 | Murata et al. | Apr 1997 | A |
5628686 | Svancarek et al. | May 1997 | A |
5638535 | Rosenthal et al. | Jun 1997 | A |
5644364 | Kurtze et al. | Jul 1997 | A |
5649082 | Burns | Jul 1997 | A |
5650955 | Puar et al. | Jul 1997 | A |
5651104 | Cosman | Jul 1997 | A |
5657045 | Katsura et al. | Aug 1997 | A |
5657443 | Krech, Jr. | Aug 1997 | A |
5657478 | Recker et al. | Aug 1997 | A |
5659671 | Tannenbaum et al. | Aug 1997 | A |
5659673 | Nonoshita | Aug 1997 | A |
5659715 | Wu et al. | Aug 1997 | A |
5664162 | Dye | Sep 1997 | A |
5666439 | Ishida et al. | Sep 1997 | A |
5678037 | Osugi et al. | Oct 1997 | A |
5682522 | Huang et al. | Oct 1997 | A |
5684941 | Dye | Nov 1997 | A |
5687304 | Kiss | Nov 1997 | A |
5691746 | Shyu | Nov 1997 | A |
5694143 | Fielder et al. | Dec 1997 | A |
5696892 | Redmann et al. | Dec 1997 | A |
5703806 | Puar et al. | Dec 1997 | A |
5706481 | Hannah et al. | Jan 1998 | A |
5706482 | Matsushima et al. | Jan 1998 | A |
5714981 | Scott-Jackson et al. | Feb 1998 | A |
5724561 | Tarolli et al. | Mar 1998 | A |
5726689 | Negishi et al. | Mar 1998 | A |
5726947 | Yamazaki et al. | Mar 1998 | A |
5734386 | Cosman | Mar 1998 | A |
5739819 | Bar-Nahum | Apr 1998 | A |
5740343 | Tarolli et al. | Apr 1998 | A |
5740383 | Nally et al. | Apr 1998 | A |
5740406 | Rosenthal et al. | Apr 1998 | A |
5742749 | Foran et al. | Apr 1998 | A |
5742788 | Priem et al. | Apr 1998 | A |
5745118 | Alcorn et al. | Apr 1998 | A |
5745125 | Deering et al. | Apr 1998 | A |
5748199 | Palm | May 1998 | A |
5748986 | Butterfield et al. | May 1998 | A |
5751291 | Olsen et al. | May 1998 | A |
5751292 | Emmot | May 1998 | A |
5751295 | Becklund et al. | May 1998 | A |
5751930 | Katsura et al. | May 1998 | A |
5754191 | Mills et al. | May 1998 | A |
5757382 | Lee | May 1998 | A |
5760783 | Migdal et al. | Jun 1998 | A |
5764228 | Baldwin | Jun 1998 | A |
5764237 | Kaneko | Jun 1998 | A |
5767856 | Peterson et al. | Jun 1998 | A |
5767858 | Kawase et al. | Jun 1998 | A |
5768629 | Wise et al. | Jun 1998 | A |
5777623 | Small | Jul 1998 | A |
5781927 | Wu et al. | Jul 1998 | A |
5791994 | Hirano et al. | Aug 1998 | A |
5801711 | Koss et al. | Sep 1998 | A |
5801720 | Norrod et al. | Sep 1998 | A |
5805175 | Priem | Sep 1998 | A |
5808619 | Choi et al. | Sep 1998 | A |
5808630 | Pannell | Sep 1998 | A |
5809219 | Pearce et al. | Sep 1998 | A |
5809278 | Watanabe et al. | Sep 1998 | A |
5815165 | Blixt | Sep 1998 | A |
5818456 | Cosman et al. | Oct 1998 | A |
5819017 | Akeley et al. | Oct 1998 | A |
5821940 | Morgan et al. | Oct 1998 | A |
5822516 | Krech, Jr. | Oct 1998 | A |
5828382 | Wilde | Oct 1998 | A |
5828383 | May et al. | Oct 1998 | A |
5828907 | Wise et al. | Oct 1998 | A |
5831624 | Tarolli et al. | Nov 1998 | A |
5831625 | Rich et al. | Nov 1998 | A |
5831640 | Wang et al. | Nov 1998 | A |
5835096 | Baldwin | Nov 1998 | A |
5835792 | Wise et al. | Nov 1998 | A |
5838334 | Dye | Nov 1998 | A |
5844576 | Wilde et al. | Dec 1998 | A |
5850229 | Edelsbrunner et al. | Dec 1998 | A |
5852451 | Cox et al. | Dec 1998 | A |
5856829 | Gray, III et al. | Jan 1999 | A |
5859645 | Latham | Jan 1999 | A |
5861888 | Dempsey | Jan 1999 | A |
5861893 | Strugess | Jan 1999 | A |
5867166 | Myhrvold et al. | Feb 1999 | A |
5870097 | Snyder et al. | Feb 1999 | A |
5870098 | Gardiner | Feb 1999 | A |
5870102 | Tarolli et al. | Feb 1999 | A |
5870109 | McCormack et al. | Feb 1999 | A |
5870587 | Danforth et al. | Feb 1999 | A |
5872902 | Kuchkuda et al. | Feb 1999 | A |
5877741 | Chee et al. | Mar 1999 | A |
5877770 | Hanaoka | Mar 1999 | A |
5877771 | Drebin et al. | Mar 1999 | A |
5880736 | Peercy et al. | Mar 1999 | A |
5880737 | Griffen et al. | Mar 1999 | A |
5883638 | Rouet et al. | Mar 1999 | A |
5886701 | Chauvin et al. | Mar 1999 | A |
5886705 | Lentz | Mar 1999 | A |
5887155 | Laidig | Mar 1999 | A |
5890190 | Rutman | Mar 1999 | A |
5892517 | Rich | Apr 1999 | A |
5892974 | Koizumi et al. | Apr 1999 | A |
5894300 | Takizawa | Apr 1999 | A |
5900881 | Ikedo | May 1999 | A |
5903283 | Selwan et al. | May 1999 | A |
5909218 | Naka et al. | Jun 1999 | A |
5909225 | Schinnerer et al. | Jun 1999 | A |
5912675 | Laperriere | Jun 1999 | A |
5912676 | Malladi et al. | Jun 1999 | A |
5914721 | Lim | Jun 1999 | A |
5914725 | Mcinnis et al. | Jun 1999 | A |
5914729 | Lippincott | Jun 1999 | A |
5920876 | Ungar et al. | Jul 1999 | A |
5923332 | Izawa | Jul 1999 | A |
5923334 | Luken | Jul 1999 | A |
5926182 | Menon et al. | Jul 1999 | A |
5926647 | Adams et al. | Jul 1999 | A |
5933150 | Ngo et al. | Aug 1999 | A |
5933154 | Howard et al. | Aug 1999 | A |
5933155 | Akeley | Aug 1999 | A |
5933529 | Kim | Aug 1999 | A |
5936641 | Jain et al. | Aug 1999 | A |
5936683 | Lin | Aug 1999 | A |
5940089 | Dilliplane | Aug 1999 | A |
5940538 | Spiegel et al. | Aug 1999 | A |
5943058 | Nagy | Aug 1999 | A |
5943060 | Cosman et al. | Aug 1999 | A |
5945997 | Zhao et al. | Aug 1999 | A |
5949421 | Ogletree et al. | Sep 1999 | A |
5949423 | Olsen | Sep 1999 | A |
5949428 | Toelle et al. | Sep 1999 | A |
5956042 | Tucker et al. | Sep 1999 | A |
5956043 | Jensen | Sep 1999 | A |
5958020 | Evoy et al. | Sep 1999 | A |
5959640 | Rudin et al. | Sep 1999 | A |
5963220 | Lee et al. | Oct 1999 | A |
5966134 | Arias | Oct 1999 | A |
5977960 | Nally et al. | Nov 1999 | A |
5977979 | Clough et al. | Nov 1999 | A |
5977984 | Omori | Nov 1999 | A |
5982376 | Abe et al. | Nov 1999 | A |
5982390 | Stoneking et al. | Nov 1999 | A |
5986659 | Gallery et al. | Nov 1999 | A |
5986663 | Wilde | Nov 1999 | A |
5986677 | Jones et al. | Nov 1999 | A |
5987567 | Rivard et al. | Nov 1999 | A |
5990903 | Donovan | Nov 1999 | A |
5995120 | Dye | Nov 1999 | A |
5995121 | Alcokrn et al. | Nov 1999 | A |
5999189 | Kajiya et al. | Dec 1999 | A |
5999198 | Horan et al. | Dec 1999 | A |
6002407 | Fadden | Dec 1999 | A |
6002410 | Battle | Dec 1999 | A |
6005582 | Gabriel et al. | Dec 1999 | A |
6005583 | Morrison | Dec 1999 | A |
6005584 | Kitamura et al. | Dec 1999 | A |
6007428 | Nishiumi et al. | Dec 1999 | A |
6008820 | Chauvin et al. | Dec 1999 | A |
6011562 | Gagne et al. | Jan 2000 | A |
6011565 | Kuo et al. | Jan 2000 | A |
6014144 | Nelson et al. | Jan 2000 | A |
6016150 | Lengyel et al. | Jan 2000 | A |
6016151 | Lin | Jan 2000 | A |
6018350 | Lee et al. | Jan 2000 | A |
6020931 | Bilbrey et al. | Feb 2000 | A |
6021417 | Massarksy | Feb 2000 | A |
6022274 | Takeda et al. | Feb 2000 | A |
6023261 | Ugajin | Feb 2000 | A |
6026182 | Lee et al. | Feb 2000 | A |
6026478 | Dowling | Feb 2000 | A |
6028608 | Jenkins | Feb 2000 | A |
6031542 | Wittig | Feb 2000 | A |
6035360 | Doidge et al. | Mar 2000 | A |
6037948 | Liepa | Mar 2000 | A |
6038031 | Murphy | Mar 2000 | A |
6038348 | Carley | Mar 2000 | A |
6040843 | Monroe et al. | Mar 2000 | A |
6040844 | Yamaguchi et al. | Mar 2000 | A |
6041010 | Puar et al. | Mar 2000 | A |
6043804 | Greene | Mar 2000 | A |
6043821 | Sprague et al. | Mar 2000 | A |
6046746 | Deering | Apr 2000 | A |
6046747 | Saunders et al. | Apr 2000 | A |
6046752 | Kirkland et al. | Apr 2000 | A |
6049337 | Van Overveld | Apr 2000 | A |
6049338 | Anderson et al. | Apr 2000 | A |
6052125 | Gardiner et al. | Apr 2000 | A |
6052126 | Sakuraba et al. | Apr 2000 | A |
6052127 | Vaswani et al. | Apr 2000 | A |
6052129 | Fowler et al. | Apr 2000 | A |
6052133 | Kang | Apr 2000 | A |
6054993 | Devic et al. | Apr 2000 | A |
6054999 | Strandberg | Apr 2000 | A |
6057847 | Jenkins | May 2000 | A |
6057849 | Haubner et al. | May 2000 | A |
6057851 | Luken et al. | May 2000 | A |
6057859 | Handelman et al. | May 2000 | A |
6057861 | Lee et al. | May 2000 | A |
6057862 | Margulis | May 2000 | A |
6057863 | Olarig | May 2000 | A |
6061462 | Tostevin et al. | May 2000 | A |
6064392 | Rohner | May 2000 | A |
6067098 | Dye | May 2000 | A |
6070204 | Poisner | May 2000 | A |
6072496 | Guenter et al. | Jun 2000 | A |
6075543 | Akeley | Jun 2000 | A |
6075546 | Hussain et al. | Jun 2000 | A |
6078311 | Pelkey | Jun 2000 | A |
6078333 | Wittig et al. | Jun 2000 | A |
6078334 | Hanaoka et al. | Jun 2000 | A |
6078338 | Horan et al. | Jun 2000 | A |
6081274 | Shiraishi | Jun 2000 | A |
6088035 | Sudarsky et al. | Jul 2000 | A |
6088042 | Handelman et al. | Jul 2000 | A |
6088487 | Kurashige | Jul 2000 | A |
6088701 | Whaley et al. | Jul 2000 | A |
6091431 | Saxena et al. | Jul 2000 | A |
6092158 | Harriman et al. | Jul 2000 | A |
6094200 | Olsen et al. | Jul 2000 | A |
6097435 | Stanger et al. | Aug 2000 | A |
6097437 | Hwang | Aug 2000 | A |
6104415 | Gossett | Aug 2000 | A |
6104417 | Nielsen et al. | Aug 2000 | A |
6105094 | Lindeman | Aug 2000 | A |
6108743 | Debs et al. | Aug 2000 | A |
6111582 | Jenkins | Aug 2000 | A |
6111584 | Murphy | Aug 2000 | A |
6115047 | Deering | Sep 2000 | A |
6115049 | Winner et al. | Sep 2000 | A |
6118462 | Margulis | Sep 2000 | A |
6128026 | Brothers, III | Oct 2000 | A |
6144365 | Young et al. | Nov 2000 | A |
6144387 | Liu et al. | Nov 2000 | A |
6151602 | Hejlsberg et al. | Nov 2000 | A |
6155926 | Miyamoto et al. | Dec 2000 | A |
6157387 | Kotani | Dec 2000 | A |
6166748 | Van Hook et al. | Dec 2000 | A |
6172678 | Shiraishi | Jan 2001 | B1 |
6177944 | Fowler et al. | Jan 2001 | B1 |
6191794 | Priem et al. | Feb 2001 | B1 |
6200253 | Nishiumi et al. | Mar 2001 | B1 |
6204851 | Netschke et al. | Mar 2001 | B1 |
6215496 | Szeliski et al. | Apr 2001 | B1 |
6215497 | Leung | Apr 2001 | B1 |
6226713 | Mehrotra | May 2001 | B1 |
6232981 | Gossett | May 2001 | B1 |
6236413 | Gossett et al. | May 2001 | B1 |
6239810 | Van Hook et al. | May 2001 | B1 |
6252608 | Snyder et al. | Jun 2001 | B1 |
6252610 | Hussain | Jun 2001 | B1 |
6264558 | Nishiumi et al. | Jul 2001 | B1 |
6268861 | Sanz-Pastor et al. | Jul 2001 | B1 |
6275235 | Morgan, III | Aug 2001 | B1 |
6285779 | Lapidous et al. | Sep 2001 | B1 |
6292194 | Powll, III | Sep 2001 | B1 |
6329997 | We et al. | Dec 2001 | B1 |
6331856 | Van Hook et al. | Dec 2001 | B1 |
6339428 | Fowler et al. | Jan 2002 | B1 |
6342892 | Van Hook et al. | Jan 2002 | B1 |
6353438 | Van Hook | Mar 2002 | B1 |
6356497 | Puar et al. | Mar 2002 | B1 |
6384831 | Nakamura et al. | May 2002 | B1 |
6408362 | Arimilli et al. | Jun 2002 | B1 |
6417858 | Bosch et al. | Jul 2002 | B1 |
6426747 | Hoppe et al. | Jul 2002 | B1 |
6426753 | Migdal | Jul 2002 | B1 |
6437781 | Tucker et al. | Aug 2002 | B1 |
6459429 | Deering | Oct 2002 | B1 |
6466223 | Dorbie et al. | Oct 2002 | B1 |
6469707 | Voorhies | Oct 2002 | B1 |
6476808 | Kuo et al. | Nov 2002 | B1 |
6476822 | Burbank | Nov 2002 | B1 |
6496187 | Deering et al. | Dec 2002 | B1 |
6532018 | Chen et al. | Mar 2003 | B1 |
6650327 | Airey et al. | Nov 2003 | B1 |
6747642 | Yasumoto | Jun 2004 | B1 |
Number | Date | Country |
---|---|---|
0 637 813 | Feb 1995 | EP |
9-330230 | Dec 1997 | JP |
WO9304429 | Mar 1993 | WO |
Number | Date | Country | |
---|---|---|---|
20070070083 A1 | Mar 2007 | US |
Number | Date | Country | |
---|---|---|---|
60227030 | Aug 2000 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 09722663 | Nov 2000 | US |
Child | 11604374 | US |