The present invention relates to step motor controllers and drivers for directing the switching of current among the several stator coils in a cycle of phases, and relates in particular to H-bridge drive circuits and associated winding configurations for obtaining adequate efficiency and motor torque for various motor speeds.
Step motors are used in a wide variety of applications that require precise motion control, such as printers, scanners, x-y tables, turntables, tape and disk drive systems, security cameras and other optical equipment, robotics, electro-mechanical motion control systems, CNC (computer-numeric-control) machine tools, dispensers, injector pumps and other medical equipment. A wide variety of step motor designs and drive circuitry have been introduced in order to achieve specific performance goals, such as reduced noise and vibration, increased resolution and accuracy of motor positions, adequate holding torque, and efficient power usage over a range of motor speeds. These different performance factors are met in a variety of ways by the step motor designs and their drive circuitry, often involving tradeoffs and compromises.
Some existing applications require high torque at both low speeds and high speeds. Typically, however, the windings in a step motor and the drive circuitry for applying power to such windings can be optimized only for one or the other speed. Only rarely can a motor design be made suitable for both low- and high-speed operation, and these designs usually fail to get the same or better performance at either speed than a motor design that has been optimized for a specific speed.
For example, step motors can have bifilar windings that are connected either in series or parallel. If the motor connections are such that the windings are driven in series, such a motor is optimized for better low-speed performance; but if instead the motor connections are such that the windings are driven in parallel, the motor is optimized for better high-speed performance. U.S. Pat. No. 6,597,077 provides a hybrid “T-connection” of the bifilar step motor windings which optimizes the motor for better mid-speed performance than either the series or parallel connections.
Because no single motor and driver design exists that can adequately integrate both low-speed and high-speed performance for optimum results, two motors are often required in those applications that must operate with high efficiency over a wide range of speeds, each motor optimized for a different speed range. A secondary shaft or mechanical coupling is required when two motors are used and two electronic systems are also required. The integration of such two-motor systems is complex, and costs are at least doubled over that of a single-motor system.
A single step motor is driven in accord with the present invention by a unique H-bridge drive circuit that provides a choice of both series and parallel connections to the same bifilar windings and switches between the two types of connections according to the motor speed. When a slow motor speed is required, the H-bridge drive circuit in accord with the present invention connects the bifilar windings in series for optimum performance at that slow speed, and when a high motor speed is required from that same motor, the H-bridge drive circuit connects the same bifilar windings in parallel for optimum performance at that high speed also. The H-bridge drive circuit has a first set of transistors driven by configuration signals and functioning as series/parallel winding configuration transistors, and also has a second set of transistors driven by motor phase signals and connected to step motor coils, where the first set of transistors are arranged to connect a power supply in either series or parallel to the coils through the second set of transistors. Both series and parallel configurations share the power FETs in the H-bridge drive circuit. The switching between winding configurations by the drive circuit can thus provide improved performance of a single step motor design over a wider range of operational motor speeds. This eliminates the requirement for multiple distinct motors and likewise for multiple drive electronics. A single motor system is simpler to implement and costs are significantly reduced.
A step motor winding configuration system comprises a step motor having bifilar windings that are selectively connectable either in a series winding configuration or in a parallel winding configuration, a step motor driver circuit that is arranged to make a selected winding configuration in response to received configuration signals, a motor speed detector, and a controller responsive to a detected motor speed to select one of the series and parallel winding configurations and provide corresponding configuration signals to the driver circuit. In particular, a series configuration is selected when motor speed is slower than some designated transition speed, but a parallel configuration is selected when motor speed is faster than the designated transition speed. Additionally, there could be two different transition speeds for switching from series to parallel configurations when motor speed increases past a first transition speed and for switching from parallel to series configurations when motor speed decreases to below a second transition speed. Motor speed may be detected via the motor steps (drive phases) provided to motor through the driver circuit, using a counter to count number of steps per some clock period and then compare that count to transition speeds expressed also in steps per clock period.
Hence, a method of driving the step motor includes detecting a speed of the motor as it is driven by the driver circuit, and providing configuration signals in accord with the detected motor speed so as to connect the motor's bifilar windings in series for low motor speeds less than a designated transition speed and in parallel for high motor speeds greater than a designated transition speed, where the designated speed could be different for series-to-parallel configuration switching with increasing motor speeds versus parallel-to-series configuration switching with decreasing motor speeds.
With reference to
The first part of the drive circuit includes a first transistor A coupled to a first power supply terminal Vcc and to a first terminal of a first step motor stator coil L1. A second transistor B is coupled to the first power supply terminal Vcc and to a second terminal of the first step motor stator coil L2. A third transistor −A is coupled to a second power supply terminal GND and to a first terminal of a second step motor stator coil L2. A fourth transistor −B is coupled to the second power supply terminal GND and to a second terminal of the second step motor stator coil L2. These transistors are power field-effect transistors (FETs) designed to carry adequate current to the respective stator coils L1 and L2. A motor controller controls the commutation or switching on and off of these power transistors A, −A, B and −B in accord with known step motor drive techniques. The motor can also be operated in a micro-stepping mode, in which current through the power transistors is not simply on/off, but operated in the “linear” region, allowing a varying gradation of partial current flows through the transistors and then through the coils.
The first part of the drive circuit also includes a set of configuration control transistors, S1, S2, P1, and P2, which are also power FETs. These determine whether the current drives the pairs of stator coils in the bifilar winding in parallel or in series. A first serial connection transistor S1 is coupled to the first terminal of the first step motor stator coil L1 and to the second terminal of the second step motor stator coil L2 between the first and fourth transistors A and −B. A second serial connection transistor S2 is coupled to the second terminal of the first step motor stator coil L1 and to the first terminal of the second step motor stator coil L2 between the second and third transistors B and −A. A first parallel connection transistor P1 is coupled to the first terminals of both the first and second step motor stator coils L1 and L2 between the first and third transistors A and −A. A second parallel connection transistor P2 is coupled to the second terminals of both the first and second step motor stator coils L1 and L2 between the second and fourth transistors B and −B.
Likewise, a second part or sub-circuit of the drive circuit has power transistors C, −C, D and −D, together with configuration transistors S3, S4, P3 and P4, coupled to another pair of stator coils L3 and L4 in exactly the same manner as the first sub-circuit.
With reference to
As seen in
Likewise, as seen in
With reference to
As seen in
As seen in
Transistors A and −B are commutated together (both ON or both OFF, as are transistors B and −A, transistors C and −D, and transistors D and −C. In the parallel configuration, all of the parallel connection transistors are ON, while all of the series connection transistors are OFF. In the series configuration, all of the parallel transistors are OFF, while the series connection transistors are commutated with the other power transistors. Transistor S1 is commutated with A and −B (all ON or all OFF), transistor S2 is commutated with B and −A, transistor S3 of the second sub-circuit is commutated with C and −D, and transistor S4 is commutated with D and −C. A motor controller governs the commutation, simply making sure that all transistors that need to be commutated together are commonly connected. If microstepping is used, any one or more (typically all) of the power transistors may be partially turned on or off in gradations according to commonly established techniques. The motor controller also monitors the motor speed to determine whether to use the parallel or series mode of operation. This is a simple modification to existing motor controllers.
The graph in
A motor controller drives this motor embodiment in the series mode of operation whenever the motor speed is slower than 6 revolutions per second (frequency 2400 Hz or less), and would drive the motor in the parallel mode whenever the motor speed is faster than that, thereby providing optimum torque for nearly all speeds. The transition point for switching between series and parallel mode need not coincide exactly with the crossover in dynamic torques for the two modes, but can be chosen at a convenient point for ease of motor speed calculation by the motor controller.
With reference to
With reference to
The count is supplied to one or more comparators, here two in number, 13 and 15, one of the data inputs. The comparator(s) also receive a comparison value on their respective data a[11:0] inputs representing transition speeds, also in terms of steps per clock period. In: this example, the first comparator 13 compares a series-to-parallel transition value, SP_switch_speed, with the detected motor speed from the counter 11 and generates an output 14 according to whether the motor speed has exceeded that transition value. The second comparator 15 compares the detected motor speed from the counter 11 with a parallel-to-series transition value, PS_switch_speed, and generates an output 16 according to whether the motor speed has fall below that transition value.
The controller also includes a micro-stepping translator (UST) 17, with inputs from the step signal and a direction signal. The UST 17 picks up the zero current level in each coil (phases A and B) and outputs corresponding signals that serve to inhibit switching of configurations outside of such zero current situations. This prevents the MOSFETs from being damaged by untimely transitions.
A set of logic gates (ANDs 20-25 and inverters 26-27) combines the comparator outputs 14 and 16 with the zero-current detection signals 18 and 19 to produce the configuration signals. The signal phase_A_P_switch couples to the P1 and P3 inputs of the H-bridge circuit of
The controller circuit is a typical example, but other modifications could be made, such as use of a single comparator with a single transition speed value, detection of speed from a physical sensor in the motor itself, and use of active low comparator outputs with NOR gates instead of the active high outputs with AND gates shown here.