Peter S. Magnusson, “Efficient Instruction Cache Simulation and Execution Profiling with a Threaded-Code Interpreter”, Winter Simulation Conference, pp. 1093-1100, 1997. |
Robert F. Cmelik and David Keppel. Shade: A fast instruction-set simulator for execution profiling. Technical Report Jun. 6, 1993, Department of Computer Science and Engineering, University of Washington, Jun. 1993. |
B. Cogswell and Z. Segall, “Timing Insensitive Binary to Binary Translation of Real Time Systems,” Technical Report, ECE Dept., Carnegie Mellon University, 5000 Forbes Ave., Pittsburgh, PA 15213. |
Peter Magnusson and Bengt Werner, Efficient Memory Simulation in SimICS, 28th Annual Simulation Symposium, Phoenix, Apr. 1995. |
M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta, “Complete Computer Simulation: The SimOS Approach,” IEEE Parallel and Distributed Technology, Fall 1995. |
E. Witchel and M. Rosenblum, “Embra: Fast and Flexible Machine Stimulation”, In Proceedings of the 1996 SIGMETRICS Conference on Measurement and Modeling of Computer Systems, Philadelphia, May, 1996. |
W. A. Christopher and S. J. Procter and T. E. Anderson. The Nachos Instructional Operating System. Technical Report UCB//CSD-93-739, University of California, Berkeley, Apr. 1993. |
C Cifuentes and V Malhotra, Binary Translation: Static, Dynamic, Retargetable?. Proceedings International Conference on Software Maintenance. Monterey, CA, Nov. 4-8, 1996. IEEE-CS Press. pp. 340-349. |
Lars Albertsson and Peter S. Magnusson. Simulation-Based Temporal Debugging of Linux. In Proceedings of the 2nd Real-Time Linux Workshop, Lake Buena Vista, FL, USA, Nov. 2000. |
Harold W. Cain, Kevin M. Lepak, and Mikko H. Lipasti, “A Dynamic Binary Translation Approach to Architectural Simulation,” Workshop on Binary Translation, Oct. 2000 (In conjunction with International Conference on Parallel Architectures and Compilation Techniques-Philadelphia, PA Oct. 15, 2000-Oct. 19, 2000. |
Lars Albertsson, Simulation-Based Debugging of Soft Real-Time Applications. Presented in the Work-in-Progress session of 7th IEEE Real-Time Technology and Applications Symposium, (RTAS 2001), May 30-Jun. 1, 200, Taipei, Taiwan. |
Gschwind, M., Altman, E. R., Sathaye, S., Ledak, P., and Appenzeller, D. 2000. Dynamic and Transparent Binary Translation. IEEE Computer Magazine 33, 3 (Mar.), 54-59. |
Lars Albertsson and Peter S Magnusson, Using Complete System Simulation for Temporal Debugging of General Purpose Operating Systems and Workloads. Presented at 8th International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS 2000), Aug. 29-Sep. 1, 2000, San Francisco, CA. |
Kemal Ebcioglu, Erik R. Altman: DAISY: Dynamic Compilation for 100% Architectural Compatibility. ISCA 1997-24th International Symposium on Computer Architecture, Denver, Colorado, USA, Jun. 2-4, 1997, pp. 26-37. |
L. Tauro and F. Vahid, “Message-Based Hardware/Software Communication in HDL/C Environments,” Asia-Pacific Conference on Hardware Description Languages, Aug. 1997. |
C. Zheng and C. Thompson, “PA-RISC to IA-64: Transparent Execution, No Recompilation”, IEEE Computer, 33(3):4752, 2000. |
D. Nagle, R. Uhlig, T. Mudge, and S. Sechrest. Kernel-based memory simulation ACM SIGMETRICS Conf. Measurement and Modeling of Computer Systems, May 1994, pp. 286-287. |
V. Zivojnovi'c, S. Pees, Ch. Schlager, R. Weber, and H. Meyr, Supersim—A New Technique For Simulation Of Programmable Dsp Architectures In the Proceedings of ICSPAT'95 (International Conference on Signal Processing—Applications and Technologies, Boston, USA, pp. 1748-1763, 1995. |
S. A. Herrod. Using Complete Machine Simulation to Understand Computer System Behavior. PhD thesis, Stanford University, Feb. 1998. |
C Cifuentes and M Van Emmerik UQBT: Adaptable Binary Translation at Low Cost Computer, IEEE Computer, vol. 33, No. 3, Mar. 2000, pp. 60-66. |
E. R. Altman, D. Kaeli, and Y. Sheffer. Welcome to the Opportunities of Binary Translation. IEEE Computer, vol. 33, No. 3, pp. 40-45, Mar. 2000. |
Vojin Zivojnovi'c, Stefan Pees, Christian Schlager, Markus Willems, Rainer Schoenen, and Heinrich Meyr, “DSP Processor/Compiler Co-Design: A Quantitative Approach, ” in Proc. ISSS, 1996, To be presented at ISSS.- 9th International Symposium on System Synthesis, Nov. 6-8, 1996, San Diego, CA, USA. |
J. Chen, A. Borg, N. Jouppi, “A Simulation Based Study of TLB Performance,” Proc. of the 18th Int. Symp. on Computer Architecture, pp. 114-123, 1991. |
VAST Systems, Flyer handed out at Intel Developers Forum, Fall 2000, Aug. 22-24, 2000, San Jose, CA. |
Pardo, “Instruction-Level Stimulation and Tracing,” online bibliography, last updated Jan. 26, 2001,available at www.xsim.com/bib. |
Mendel Rosenblum, Edouard Bugnion, Scott Devine and Steve Herrod. Using the SimOS Machine Simulator to study Complex Computer Systems, ACM Transactions on Modelling and Computer Simulation (TOMACS), 7(1), pp. 78-103. Jan. 1997. |
Richard L. Sites, Anton Chernoff, Matthew B. Kirk, Maurice P. Marks, Scott G. Robinson: Binary Translation. CACM 36 (2): 69-81 (1993). |