This application claims the benefit of priority of Indian Patent Application No. 202221064273 filed on Nov. 10, 2022, the contents of which are incorporated herein by reference in their entirety.
The present invention, in some embodiments thereof, relates to heterostructures and, more particularly, but not exclusively, to a heterostructure having non-volatile actuatable polarization.
The field of materials science has undergone a transformative revolution in the past few decades, driven by the quest for innovative materials with extraordinary properties and functionalities. Among the numerous avenues explored, heterostructures have emerged as a promising and fascinating realm, offering a rich landscape of unprecedented opportunities for technological advancements and scientific discovery. Heterostructures are composite materials composed of distinct crystalline layers, each with its unique properties and functionalities, intricately stacked and engineered to create new materials with tailored characteristics.
The versatility of heterostructures has spurred significant interest in various technological applications. These include high-performance transistors, photodetectors, light-emitting diodes, and quantum devices. Heterostructures have also found application in energy harvesting, catalysis, and sensing, offering solutions to address pressing global challenges in fields such as renewable energy and environmental protection.
According to an aspect of some embodiments of the present invention there is provided a heterostructure system, comprising: a dielectric substrate, a two-dimensional ferroelectric material on the dielectric substrate, and a two-dimensional semiconductor material having a first region disposed on the ferroelectric material and a second region disposed on the dielectric substrate, wherein an edge of the ferroelectric material is between the first region and the second region of the semiconductor material. In some embodiments of the present invention the system comprises a polarization actuation mechanism for actuating non-volatile polarization at the edge.
According to an aspect of some embodiments of the present invention there is provided a method of fabricating a heterostructure system. The method comprises applying a two-dimensional ferroelectric material onto a dielectric substrate, applying a two-dimensional semiconductor material over the dielectric substrate and the ferroelectric material in a manner that a first region of the semiconductor material is disposed on the ferroelectric material and a second region of the semiconductor material is disposed on the dielectric substrate, wherein an edge of the ferroelectric material is between the first region and the second region of the semiconductor material. In some embodiments of the present invention the method also comprises forming a polarization actuation mechanism contacting at least one of the semiconductor material and the dielectric substrate to allow electrical actuation of non-volatile polarization at the edge. Alternatively or additionally, a light source can be positioned to illuminate at least the edge by light to allow optical actuation of non-volatile polarization at the edge.
The polarization of the system can therefore be actuated optically and/or electrically. When optical actuation is employed a light source illuminates the system by a light beam, which can be a pulsed light beam or a continuous wave light beam. When electrical actuation is employed the polarization of the system is actuated by either gate electrode or by applying a potential between a source and a drain electrode. The gate electrode can be a back-gate electrode or a top-gate electrode. Thus, according to some embodiments of the invention the polarization actuation mechanism comprises a light source configured to illuminate at least the edge of the ferroelectric material, according to some embodiments of the invention the polarization actuation mechanism comprises a gate electrode, and according to some embodiments of the invention the polarization actuation mechanism comprises a source electrode and a drain electrode connected to the semiconductor material.
According to some embodiments of the invention the semiconductor material comprises a transition metal chalcogenide.
According to some embodiments of the invention the transition metal dichalcogenide is selected from the group consisting of MoS2, WSe2, WS2, MoSe2, TiS2, TiSe2, TiTe2, VS2, VSe2, VTe2, CrS2, CoTe2, NiTe2, ZrS2, ZrSe2, YSe2, NbS2, NbSe2, NbTe2, TcS2, TcSe2, TcTe2, PdS2, PdSe2, PdTe2, LaSe2, HfS2, HfSe2, HfTe2, TaS2, TaSe2, TaTe2, WS2, WSe2, WTe2, ReS2, ReSe2, IrTe2, PtS2, PtSe2, PtTe2 and AuTe2.
According to some embodiments of the invention the ferroelectric material is selected from the group consisting of In2Se3, CuInP2S6, CuInP2Se6, CuCrP2S6, and CuCrP2Se6.
According to some embodiments of the invention the ferroelectric material and the semiconductor material are attached to each other by van der Waals forces.
According to some embodiments of the invention the edge has a sub-nanometer thickness.
According to some embodiments of the invention the system comprises a polarization screening layer between the ferroelectric material and the semiconductor material.
According to some embodiments of the invention the polarization screening layer comprises conductive materials such as graphene or metallic such as aluminum.
According to some embodiments of the invention the polarization screening layer is between the ferroelectric material and the semiconducting material. In some embodiments, which are not to be considered as limiting, the polarization screening layer is between the ferroelectric material and the semiconductor material but not between the semiconductor material and the dielectric substrate.
According to some embodiments of the invention the polarization actuation mechanism is configured to invert an in-plane or/and an out-of-plane polarization of the ferroelectric material and modulate the charge concentration at the semiconductor material next to the edge of the ferroelectric material.
According to some embodiments of the invention the materials are selected such that when the polarization is at one state, the first region has doped (e.g., conductive) properties and when the polarization is at an opposite state, the first region has intrinsic (e.g., insulating) properties.
According to some embodiments of the invention the materials are selected such that when the polarization is at one state, the first region has conductive properties of a first polarity, and when the polarization is at an opposite state, the first region has conductive properties of a second polarity, the second polarity being opposite to the first polarity.
According to some embodiments of the invention the system is a component in a field effect transistor.
According to some embodiments of the invention the system is a component in a transducer. According to some embodiments of the invention the transducer is an optical transducer.
According to some embodiments of the invention the system is a component in a sensor. According to some embodiments of the invention the sensor is a photo-sensor.
According to some embodiments of the invention the system is a component in a non-volatile memory.
According to some embodiments of the invention the system is a component in a neuromorphic device.
According to some embodiments of the invention the system is a component in an in-memory computing device.
According to some embodiments of the invention the system is a component in an energy harvesting device.
Unless otherwise defined, all technical and/or scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which the invention pertains. Although methods and materials similar or equivalent to those described herein can be used in the practice or testing of embodiments of the invention, exemplary methods and/or materials are described below. In case of conflict, the patent specification, including definitions, will control. In addition, the materials, methods, and examples are illustrative only and are not intended to be necessarily limiting.
Implementation of the method and/or system of embodiments of the invention can involve performing or completing selected tasks manually, automatically, or a combination thereof. Moreover, according to actual instrumentation and equipment of embodiments of the method and/or system of the invention, several selected tasks could be implemented by hardware, by software or by firmware or by a combination thereof using an operating system.
For example, hardware for performing selected tasks according to embodiments of the invention could be implemented as a chip or a circuit. As software, selected tasks according to embodiments of the invention could be implemented as a plurality of software instructions being executed by a computer using any suitable operating system. In an exemplary embodiment of the invention, one or more tasks according to exemplary embodiments of method and/or system as described herein are performed by a data processor, such as a computing platform for executing a plurality of instructions. Optionally, the data processor includes a volatile memory for storing instructions and/or data and/or a non-volatile storage, for example, a magnetic hard-disk and/or removable media, for storing instructions and/or data. Optionally, a network connection is provided as well. A display and/or a user input device such as a keyboard or mouse are optionally provided as well.
The patent or application file contains at least one drawing executed in color. Copies of this patent or patent application publication with color drawings will be provided by the Office upon request and payment of the necessary fee.
Some embodiments of the invention are herein described, by way of example only, with reference to the accompanying drawings and images. With specific reference now to the drawings in detail, it is stressed that the particulars shown are by way of example and for purposes of illustrative discussion of embodiments of the invention. In this regard, the description taken with the drawings makes apparent to those skilled in the art how embodiments of the invention may be practiced.
In the drawings:
The present invention, in some embodiments thereof, relates to heterostructures and, more particularly, but not exclusively, to a heterostructure having non-volatile actuatable polarization.
Before explaining at least one embodiment of the invention in detail, it is to be understood that the invention is not necessarily limited in its application to the details of construction and the arrangement of the components and/or methods set forth in the following description and/or illustrated in the drawings and/or the Examples. The invention is capable of other embodiments or of being practiced or carried out in various ways.
Referring now to the drawings,
Heterostructure system 100 comprises a dielectric substrate 102. Dielectric substrate 102 serves for providing a mechanical support for the other components of system 100. Representative examples of materials suitable for use as substrate 102 include, without limitation, SiO2 (e.g., single-crystal silicon dioxide), Si3N4, AlN, Borosilicate, Fused Silica, a ceramic material (e.g., Al2O3, BeO, ZrO2), and GaAs. Also contemplated are polymer substrates, such as, but not limited to, FR-4 substrate and polyimide substrate.
System 100 further comprises a two-dimensional ferroelectric material 104 on dielectric substrate 102. Preferably, and as shown in
As used herein “a ferroelectric material” is a crystalline material that exhibits electric polarization even in the absence of an external electric field.
A polarization in the absence of an external electric field is referred to in the literature as “spontaneous polarization.” The crystal structure of a ferroelectric material is typically asymmetric crystal structure, allowing the creation of electric dipoles within the crystal lattice. The crystal structure is asymmetric in the sense that there is a lack of inversion symmetry in the arrangement of the atoms in the lattice. This lack of symmetry results in a situation in which the electric charges within the lattice are not perfectly balanced, causing some of the atoms to develop a permanent electric dipole moment. In the absence of an external electric field, these dipoles can align themselves in a particular direction, creating a net electric polarization within the material.
As used herein “two-dimensional material” refers to a material having a crystal structure and a thickness of no more than one unit cell characterizing the crystal structure. A unit cell of a crystal structure is composed of an integer multiple (oftentimes denoted Z in the scientific literature) of formula units. This definition encompasses also the special case in which the integer multiple Z equals 1, in which case the unit cell of the respective crystal structure is composed of a single formula unit.
Thus, “a two-dimensional ferroelectric material” is a crystalline material that exhibits electric polarization even in the absence of an external electric field, and that has a thickness of no more than one unit cell characterizing its crystal structure.
Representative examples of materials suitable for use as ferroelectric material 104 include, without limitation, In2Se3, CuInP2S6, CuInP2Se6, CuCrP2S6, and CuCrP2Se6.
The height of ferroelectric material 104 above the surface of the substrate 102 is typically from about 1 nm to about 100 nm. In some embodiments of the present invention ferroelectric material 104 is a monolayer.
System 100 further comprises a two-dimensional semiconductor material 106. The semiconductor material can be of any type known in the art, but in some embodiments of the present invention it is a type of Transition Metal Dichalcogenide (TMD), which is defined as a compound that has a layered crystal structure and that is composed of a transition metal, such as, but not limited to, tungsten, molybdenum, titanium, vanadium, chromium, cobalt, nickel, zirconium, yttrium, niobium, technetium, palladium, hafnium, tantalum, metal, rhenium, iridium, platinum, gold, combined with a chalcogen element, such as, but not limited to, sulfur, selenium, and tellurium.
Representative examples of transition metal dichalcogenide suitable for use as semiconductor material 106, include, without limitation, MoS2, WSe2, WS2, MoSe2, TiS2, TiSe2, TiTe2, VS2, VSe2, VTe2, CrS2, CoTe2, NiTe2, ZrS2, ZrSe2, YSe2, NbS2, NbSe2, NbTe2, TcS2, TcSe2, TcTe2, PdS2, PdSe2, PdTe2, LaSe2, HfS2, HfSe2, HfTe2, TaS2, TaSe2, TaTe2, WS2, WSe2, WTe2, ReS2, ReSe2, IrTe2, PtS2, PtSe2, PtTe2 and AuTe2.
Semiconductor material 106 preferably has a first region 108 that is disposed over ferroelectric material 104 and a second region 110 that is disposed over a part of dielectric substrate 102 that is not occupied by the ferroelectric material 104. An edge 112 of ferroelectric material 104 is thus defined between first region 108 and second region 110 of semiconductor material 106. Note that semiconductor material 106 is disposed also over edge 112. The thickness t of edge 112, as measured parallel to substrate 102, is typically in the nanometer range (e.g., from about 0.9 nm to about 2 nm).
Ferroelectric material 104 and semiconductor material 106 are optionally and preferably attached to each other by van der Waals forces. The height of semiconductor material 106 above the upper surface of ferroelectric material 104 is typically from about 1 nm to about 100 nm. In some embodiments of the present invention semiconductor material 106 is a monolayer. Preferably, the height of semiconductor material 106 above the upper surface of ferroelectric material 104 is approximately the same as its height above the substrate 102.
In some embodiments of the present invention materials 104 and 106 are selected such that when the polarization of material 104 is at one state, first region 108 has doped properties and when the polarization of material 104 is at an opposite state, first region 108 has intrinsic properties.
In some embodiments of the present invention the materials 104 and 106 are selected such that when the polarization of material 104 is at one state, the first region 108 has conductive properties of a first polarity, and when the polarization of material 104 is at an opposite state, the first region 108 has conductive properties of a second polarity, where the second polarity is opposite to the first polarity. For example, the conductive properties of the first polarity, can be electron doped properties, and the conductive properties of the second polarity, can be hole doped properties.
System 100 optionally and preferably compromises a polarization actuation mechanism 114 for actuating non-volatile polarization at edge 112 of ferroelectric material 104.
Polarization actuation mechanism 114 can be configured to invert an in-plane and/or an out-of-plane polarization of ferroelectric material 104 and to modulate charge concentration in the region of semiconductor material 106 that is in contact with edge 112.
For example, when polarization actuation mechanism 114 is a back gate electrode, the application of negative voltage to the gate electrode can lead to repulsion of electrons and formation of a ‘i’ type region in semiconductor material 106, the application of positive voltage to the gate electrode can lead to attraction of electrons leading to the formation of ‘n’ type region in semiconductor material 106. The inventors found that in the latter case, a narrow ‘i’ type region is formed at the region of the semiconductor material 106 that contacts edge 112.
In some embodiments of the present invention system 100 comprises a polarization screening layer 116, between the ferroelectric material and the semiconductor material. A representative example of this embodiment is illustrated in
For example, appliance device 200 can be a non-volatile memory in which the edge 112 can be polarized (for example, by means of voltage applied by controller 118). The part of the semiconductor material between the source and drain electrodes (see
Appliance device 200 can be an in-memory computing device, which can employ the above non-volatile memory principle. The in-memory computing device can include one or more memory cells that store data in a non-volatile manner as further detailed hereinabove. Some of these memory cells can operate within a non-volatile memory tier of the in-memory computing device, where data that needs to be preserved across power cycles is stored. Some of these memory cells can be utilized for data caching and acceleration of frequently accessed data. System 100 of appliance device 200 can be configured to behave concurrently as a non-volatile memory and a logic device with inherent compatibility, for example, with Boolean signaling. This can reduce the complexity and energy consumption of the interface with logic gates. Additionally, System 100 of appliance device 200 can provide a memory operation without static current during a write operation. Also contemplated are embodiments in which appliance device 200 is a memory cell that includes, aside from system 100, also a logic circuit 202. This allows data to be computed locally without the need to move data outside the memory cell 200. In these embodiments, internal readings are performed in order to execute operations on data stored in different cells, by exploiting inter-cells connections.
Appliance device 200 can be a neuromorphic device in which a plurality of systems such as system 100 can be used to model synapses, and be programmed by changing the polarization state of edge 112. This allows the weights of connections between neuromorphic units, such as, but not limited to, CMOS transistors, digital logic gates, and the like.
Appliance device 200 can be a photo-sensor, wherein photo-generated electron-hole pairs affect the polarization of edge 112. The change in polarization state is proportional to the incident light intensity and duration. This change can be detected, e.g., as further detailed hereinabove with respect to the non-volatile memory, thereby providing an electrical signal that is responsive to the incident light.
The method begins at 300 and optionally and preferably continues to 301 at which applying a two-dimensional ferroelectric material (e.g., material 104) is applied onto a dielectric substrate (e.g., substrate 102). In some embodiments of the present invention the method continues to 302 at which a polarization screening layer (e.g., layer 116) is applied on the ferroelectric material. The method optionally and preferably continues to 303 at which a two-dimensional semiconductor material (e.g., material 106) is applied on the polarization screening layer (when applied) or the dielectric substrate (when 302 is not executed), as well as on the ferroelectric material. The semiconductor material is applied in a manner that a first region (e.g., portion 108) of the semiconductor material is over the ferroelectric material and a second region (e.g., portion 110) is over the dielectric substrate, wherein an edge of the ferroelectric material is between the first region and the second region of the semiconductor material. The method optionally and preferably continues to 304 at which a polarization actuation mechanism (e.g., mechanism 114) contacting at least one of the semiconductor material and the dielectric substrate is formed, to allow electrical actuation of non-volatile polarization at the edge of the ferroelectric material. Alternatively or additionally, a light source can be positioned to illuminate at least the edge by light to allow optical actuation of non-volatile polarization at the edge.
The method ends at 305. Further details regarding the fabrication method are described in the Examples section that follows.
As used herein the term “about” refers to ±10%
The terms “comprises”, “comprising”, “includes”, “including”, “having” and their conjugates mean “including but not limited to”.
The term “consisting of” means “including and limited to”.
The term “consisting essentially of” means that the composition, method or structure may include additional ingredients, steps and/or parts, but only if the additional ingredients, steps and/or parts do not materially alter the basic and novel characteristics of the claimed composition, method or structure.
As used herein, the singular form “a”, “an” and “the” include plural references unless the context clearly dictates otherwise. For example, the term “a compound” or “at least one compound” may include a plurality of compounds, including mixtures thereof.
Throughout this application, various embodiments of this invention may be presented in a range format. It should be understood that the description in range format is merely for convenience and brevity and should not be construed as an inflexible limitation on the scope of the invention. Accordingly, the description of a range should be considered to have specifically disclosed all the possible subranges as well as individual numerical values within that range. For example, description of a range such as from 1 to 6 should be considered to have specifically disclosed subranges such as from 1 to 3, from 1 to 4, from 1 to 5, from 2 to 4, from 2 to 6, from 3 to 6 etc., as well as individual numbers within that range, for example, 1, 2, 3, 4, 5, and 6. This applies regardless of the breadth of the range.
Whenever a numerical range is indicated herein, it is meant to include any cited numeral (fractional or integral) within the indicated range. The phrases “ranging/ranges between” a first indicate number and a second indicate number and “ranging/ranges from” a first indicate number “to” a second indicate number are used herein interchangeably and are meant to include the first and second indicated numbers and all the fractional and integral numerals therebetween.
It is appreciated that certain features of the invention, which are, for clarity, described in the context of separate embodiments, may also be provided in combination in a single embodiment. Conversely, various features of the invention, which are, for brevity, described in the context of a single embodiment, may also be provided separately or in any suitable subcombination or as suitable in any other described embodiment of the invention. Certain features described in the context of various embodiments are not to be considered essential features of those embodiments, unless the embodiment is inoperative without those elements.
Various embodiments and aspects of the present invention as delineated hereinabove and as claimed in the claims section below find experimental support in the following examples.
Reference is now made to the following examples, which together with the above descriptions illustrate some embodiments of the invention in a non limiting fashion.
Heterostructures based on two dimensional (2D) materials offer the possibility to achieve synergistic functionalities which otherwise remain secluded by their individual counterparts. This Example demonstrates utilization of ferroelectric polarization switching in α-In2Se3 to engineer multilevel non-volatile conduction states in partially overlapping α-In2Se3—MoS2 based ferroelectric semiconducting field effect devices. The experiments described below demonstrate that the intercoupled ferroelectric nature of α-In2Se3 allows to non-volatilely switch between n-i and n-i-n type junction configurations based on the edge state actuation mechanism of the present embodiments. This ability can be useful for atomic scale non-volatile device miniaturization. The possible polarization states demonstrated below provide enhanced photogenerated carriers' separation, resulting in photoresponse of about 1275 A/W in the visible range and non-volatile modulation of the bright A- and B-excitonic emission channels in the overlaying MoS2 monolayer. The experimental results demonstrate that the switchable polarization in partially overlapping α-In2Se3—MoS2 based FeFETs can be used for fabricating multimodal, non-volatile nanoscale electronic and optoelectronic devices.
Transition metal dichalcogenides (TMDCs) such as, but not limited to, MoS2 are known two dimensional (2D) semiconductor materials that are useful due to their excellent ambient stability1,2, high mobility3,4, high on-off ratio5,6 and superior photo-responsivity7,8. Due to their considerable band gaps, these materials are useful for fabricating multimodal electronic devices9. One of the ways to non-volatilely control the conduction states in operational field effect devices based on 2D materials, is the fabrication of heterostructures with ferroelectric. Such device geometry is useful for various advanced applications in the form of field effect devices (FETs)10, transducers11, sensors12, non-volatile memory13, neuromorphic14,15, energy harvesting devices16 etc. The Inventors found that while traditional piezoelectric materials based on BaTiO3, BiFeO3, and Pb(Zr,Ti)O3 have been used in such applications17-20, the presence of truncated interfaces which are laden with interfacial electronic states strongly degrades the electronic characteristics compared to the pristine material's form, particularly when scaling down the device dimensions. The inventors found that a ferroelectric material in 2D form can overcome such challenges The atomically thin nature of 2D heterostructures can also be used for atomic-scale modulation of the local electronic properties across the material's edges, and for fabrication of a sub-nm gate length in vertical MoS2 devices21.
2D ferroelectrics that are characterized by the presence of exclusively out-of-plane (OOP) or in-plane (IP) polarization include, but are not limited too, CuInP2S622, 1T-WTe223, SnTe24 etc. Another such 2D ferroelectric is In2Se3 has which is known to have stable intercoupled IP and OOP ferroelectricity down to the monolayer limit25-33. The origin of the ferroelectricity in α-In2Se3 arises from the relative displacement of the central Se atomic layer with respect to the adjacent In atomic layers, which breaks the centrosymmetry in the crystal and results in two energetically degenerate polarization states31. This character of In2Se3 can utilized in many applications such as, but not limited to, artificial intelligence, information processing and memory applications. Moreover, its high optical absorption34, strong photoresponse35 and phase-dependent visible to infrared bandgap36 become advantageous from an optoelectronics point-of-view.
This Example studies the optoelectronic characteristics of vdW heterostructures based on ferroelectric In2Se3 and semiconducting MoS2. In particular, the device channel is made from either monolayer or few layers MoS2, while a thin (about 50 nm) layer of In2Se3 is inserted beneath half of the device channel in between the MoS2 and the SiO2 dielectric (
The experiments described below exhibit that selective poling of the In2Se3 can significantly modulate the conduction in the MoS2 channel leading to distinct “ON” and “OFF” states with a maximum ratio of about 50 for poling gate voltages of ±90 V. The below experiments also demonstrate nonvolatile multilevel photoresponse following different poling conditions with the highest photoresponsivity of about 1275 A/W following an applied negative gate voltage of −90 V, which is higher than previous reports using either MoS2 or In2Se3 based optoelectronic devices7,8,37-40. Using Kelvin probe force microscopy (KPFM), the observed modulation in the device conductivity and photoresponsivity is shown to correspond to a potential modulation across the device channel caused by the α-In2Se3 poling conditions (
Mechanical exfoliation of α-In2Se3 (2D Semiconductors) and MoS2 (Manchester Nanomaterials) was conducted with crystals of about 4-6 mm in diameter. For both materials, the first few layers of the bulk crystal were mechanically cleaved to discard native oxide layers on the surface and then the pristine bulk was consequently cleaved to exfoliate flakes. The exfoliated flakes were then transferred onto a pre-patterned degenerately p-doped silicon substrate with 300 nm thermal Si oxide. A two-stage dry transfer method was used to fabricate the heterostructure using a viscoelastic Polydimethylsiloxane (PDMS)—Polypropylenecarbonate (PPC) stamp fitted on a three-axis micrometer. To pick up the desired flake, the stamp was brought in contact with the flake and was heated at 50° C. to facilitate adhesion. Next, the stamp with the MoS2 facing downwards was brought above the substrate with the pre-exfoliated In2Se3 and was then slowly brought in contact with the substrate. The substrate was then heated to 100° C. to allow adhesion between the 2D materials and the stamp was slowly lifted after cooling down back to room temperature leaving the MoS2 in contact with the underlying In2Se3.
MoS2 monolayers were grown by a space confined CVD approach[59,60]. In a typical growth process, MoO3 (99.5%, Sigma Aldrich) and sulfur powders (99.95%, Sigma Aldrich) were used as the metal and the chalcogen precursors, respectively. A ceramic boat containing ˜3.5 mg MoO3 powder was placed at the center of a CVD furnace of 1-inch diameter. Following, a Si substrate with 300 nm thermal oxide was mounted on the same boat with its polished surface facing upwards. Few small pieces of mica sheets were also placed above the target substrate. The sulfur (˜350 mg) boat was placed ˜22 cm upstream from the MoO3 source-growth substrate. 250 sccm of highly pure Ar (5N) carrier gas was purged into the quartz tube for 10 mins to initiate the process. The furnace temperature was then ramped upto 750° C. at 15° C. per minute with a flow of 30 sccm of Ar while the chalcogen was separately heated to 180° C. The growth time was kept for 5-10 mins at 750° C.
MoS2 samples were then transferred onto any desired substrate by a wet transfer process which involved spin coating the MoS2 monolayers with 0.5% wt polystyrene (PS) [450 mg of PS (mol. wt 280,000 g/mol) in 5 ml of Toluene] for 60 seconds at 3000 rpm. Following, the substrate was subjected to a two-step baking process: at 90° C. for 30 mins and 120° C. for 15 mins.
In order to delaminate the MoS2/PS assembly from the substrate, a surface energy assisted transfer technique was adopted, where, a drop of water was poured on one of the exposed edges of the substrate, instantly releasing the assembly. Thereafter, the MoS2/PS film was fished out with the Si/SiO2 substrate and baked with the same previous conditions. Finally, toluene was used to dissolve the PS film.
Standard e-beam lithography [Raith-eLine] followed by electron beam evaporation [Evatec BAK 501A] of 5 nm of Cr and 50 nm of Au were used to fabricate the contact electrodes. Prior to the metal deposition, the sample was subjected to a mild oxygen plasma to remove unwanted resist residues [Low Pressure Plasma System—Diener PCCE] for ˜5 seconds. The metal deposition rate was set to ˜0.5 Å/s for Cr and ˜1 Å/s for Au at the base pressure of ˜7×10−7 torr.
Atomic force microscopy (AFM) and Kelvin probe force microscopy (KPFM) measurements were conducted in an N2 filled glovebox (H2O and O2 content <1 ppm) (Dimension-Scanassist, Bruker Inc.) by frequency modulation (FM-KPFM) technique using conductive Pt/Ir-coated cantilever [PPP-EFM-50, NANOSENSORS™ with ˜25 nm tip radius]. Semiconductor parameter analyzer [Keysight B1500A] and a probe station equipped with an optical microscope were used to electrically characterize the heterostructure FETs at room temperature in ambient atmosphere. A white light source (spectral range 420 nm-720 nm) with intensity of ˜332 μW/cm2 was used for the photoresponse measurements.
Raman and PL spectroscopy were used to characterize the individual 2D materials as well as their heterostructures using WITec Alpha 300R Raman Microscope in confocal mode comprising of 532 nm laser. A 100× objective (NA=0.9; Dl ˜360 nm, 600 g*mm−1 grating) was used to focus the laser beam, while keeping the excitation power at ˜1 mW to avoid degradation of the material.
Hysteresis width was calculated by the following formula:
where,
is the voltage at which the current in the channel is half of the max during the retrace cycle of the measurement, and
is the voltage at which the current in the channel is half of the max during the trace cycle of the measurement
The photocurrent was calculated using the following equation:
I
ph
=I
light
−I
dark (EQ. 2)
The photoresponsivity, R(λ), of the photodetector was calculated using the following equation:
where, Jphoto is the photocurrent density and Pd is the incident power on device.
Detectivity (D*), which is another parameter of a photodetector, can be expressed as
where, Jdark is the dark current density and q is the electronic charge.
Few layers of α-In2Se3 were first exfoliated onto degenerately p-doped Si substrate capped with 300 nm thermal oxide by a standard scotch tape method41. Similarly, few layers of MoS2 were exfoliated onto SiO2/Si and then deterministically transferred using a dry viscoelastic stamp42 over the α-In2Se3 flake such that only half of the device channel is placed over the In2Se3 (
The atomic configuration of the In2Se3—MoS2 heterostructure following the application of negative and positive back gate potentials are shown in
Such dipolar variations induce charge carrier migration on the overlying MoS2 leading to the formation of local regions with different charge carrier concentration. The inset of
The ferroelectric polarization in 2D In2Se3 and its subsequent control by gate voltage can be utilized to modulate the electronic band structure of the FeFET45 and in particular the optoelectronic characteristics of the adjacent MoS2 semiconducting channel. The dipole induced non-volatile device characteristics was investigated by performing electrostatic poling of the In2Se3 where a particular gate bias voltage pulse was applied for a duration of 30 sec.
The retention and stability of the “ON” and “OFF” states in the FeFETs can be evaluated from the time resolved current measurements following alternating poling conditions. The retention characteristics were measured following 30 sec gate voltage pulses of ±90 V and are depicted in
The functionality of the FeFET of the present embodiments for photodetection applications was assessed by analyzing polarization dependent photoresponse of the FeFET where the FeFET was subjected to an alternating illumination using a white light source (from about 420 nm to about 720 nm) following different gate pulses (
The underlying conduction modulation mechanism can be understood from the results of the local surface potential measurements by frequency modulated KPFM.
The presence of alternating dipolar field at the interface between In2Se3 and MoS2 can impact the PL of monolayer MoS2.
The Experimental results demonstrated non-volatile control over the optoelectronic properties in α-In2Se3—MoS2 based vdW FeFETs. The gate controlled ferroelectric polarization can efficiently influence the carrier concentration in the overlying MoS2, leading to the formation of n-i-n and n-i junctions following positive and negative poling, respectively. An abrupt potential modulation across the heterostructure edge can be induced by the IP dipole polarization of the In2Se3, making it suitable for sub-nm semiconductor channeled FeFET comprising non-volatile memory characteristics. The local charge carrier engineering and subsequent junction formation was experimentally verified by surface potential measurements based on FM-KPFM. Superior photoresponse of about 1275 A/W under white light illumination has been achieved owing to the efficient separation of photogenerated carriers by the formation of an n-i junction. Distinct non-volatile modulation of the bright A- and B-excitonic emission channels was also demonstrated. Although the invention has been described in conjunction with specific embodiments thereof, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, it is intended to embrace all such alternatives, modifications and variations that fall within the spirit and broad scope of the appended claims.
It is the intent of the applicant(s) that all publications, patents and patent applications referred to in this specification are to be incorporated in their entirety by reference into the specification, as if each individual publication, patent or patent application was specifically and individually noted when referenced that it is to be incorporated herein by reference. In addition, citation or identification of any reference in this application shall not be construed as an admission that such reference is available as prior art to the present invention. To the extent that section headings are used, they should not be construed as necessarily limiting. In addition, any priority document(s) of this application is/are hereby incorporated herein by reference in its/their entirety.
Number | Date | Country | Kind |
---|---|---|---|
202221064273 | Nov 2022 | IN | national |