Derek L. Beatty et al., "Fast Incremental Circuit Analysis Using Extracted Hierarchy", 25th AMC/IEEE Design Automation Conference, Paper 33.1, pp. 495-500. |
D. G. Corneil et al., "A Theoretical Analysis of Various Heuristics for the Graph Isomorphism Problem" SIAM J. Comput., vol. 9, No. 2, May 1980. |
D. G. Corneil, "Recent Results on the Graph Isomorphism Problem", Proc. Eighth Manitoba Conference on Numerical Math. and Computing, 1978, pp. 13-31. |
Ronald C. Read et al., "The Graph Isomorphism Disease", Journal of Graph Theory, vol. 1 (1977) 339-363. |
K. L. Kodandapani et al., "A Wireless Compare Program for Verifying VLSI Layouts", IEEE Design & Test, Jun. 1986, pp. 46-51. |
Pradeep Batra et al., "Hcompare: A Hierarchical Netlist Comparison Program", 29th ACM/IEEE Design Automation Conference, Paper 21.1, pp. 299-304. |
Carl Ebeling et al., "Validating VLSI Circuit Layout By Wirelist Comparison", Computer Science Department Carnegie-Mellon University, pp. 172-1731. |