The present disclosure relates generally to systems and methods to protect electrical circuit components against failures or physical damage resulting from overvoltage conditions. More particularly, the present disclosure relates to active circuits and methods that detect, monitor, and protect against overvoltage conditions.
Low-voltage electronic circuit components oftentimes need to be protected against excessive high voltages that may lead to component failures and under certain circumstances even to physical destruction. While some existing designs limit the maximum available voltage to acceptable levels, this is not always a practical or even possible approach, depending on the particular application. Accordingly, what is needed are systems and methods that allow safe operation of low-voltage circuit components in the event of unwanted exposure to high voltages.
References will be made to embodiments of the invention, examples of which may be illustrated in the accompanying figures. These figures are intended to be illustrative, not limiting. Although the invention is generally described in the context of these embodiments, it should be understood that it is not intended to limit the scope of the invention to these particular embodiments. Items in the figures are not to scale.
In the following description, for purposes of explanation, specific details are set forth in order to provide an understanding of the invention. It will be apparent, however, to one skilled in the art that the invention can be practiced without these details. Furthermore, one skilled in the art will recognize that embodiments of the present invention, described below, may be implemented in a variety of ways, such as a process, an apparatus, a system, a device, or a method on a tangible computer-readable medium.
Components, or modules, shown in diagrams are illustrative of exemplary embodiments of the invention and are meant to avoid obscuring the invention. It shall also be understood that throughout this discussion that components may be described as separate functional units, which may comprise sub-units, but those skilled in the art will recognize that various components, or portions thereof, may be divided into separate components or may be integrated together, including integrated within a single system or component. It should be noted that functions or operations discussed herein may be implemented as components. Components may be implemented in software, hardware, or a combination thereof.
Furthermore, connections between components or systems within the figures are not intended to be limited to direct connections. Rather, data between these components may be modified, re-formatted, or otherwise changed by intermediary components. Also, additional or fewer connections may be used. It shall also be noted that the terms “coupled,” “connected,” or “communicatively coupled” shall be understood to include direct connections, indirect connections through one or more intermediary devices, and wireless connections.
Reference in the specification to “one embodiment,” “preferred embodiment,” “an embodiment,” or “embodiments” means that a particular feature, structure, characteristic, or function described in connection with the embodiment is included in at least one embodiment of the invention and may be in more than one embodiment. Also, the appearances of the above-noted phrases in various places in the specification are not necessarily all referring to the same embodiment or embodiments.
The use of certain terms in various places in the specification is for illustration and should not be construed as limiting. A service, function, or resource is not limited to a single service, function, or resource; usage of these terms may refer to a grouping of related services, functions, or resources, which may be distributed or aggregated.
The terms “include,” “including,” “comprise,” and “comprising” shall be understood to be open terms and any lists the follow are examples and not meant to be limited to the listed items. Any headings used herein are for organizational purposes only and shall not be used to limit the scope of the description or the claims. Each reference mentioned in this patent document is incorporate by reference herein in its entirety.
Furthermore, it shall be noted that although embodiments described herein are given in the context of overvoltage protection as a measure against high voltages, one skilled in the art will recognize that the teachings of the present disclosure are not limited only to overvoltage protection applications and may equally be used in other contexts, including overcurrent protection.
In this document, the term “circuit” and “sub-circuit” are used interchangeably. “High voltage” refers to a voltage that is greater than an operating voltage of a to-be-protected circuit, e.g., the supply voltage of a sub-circuit. Exemplary high voltages may be in the hundreds or thousands of Volts. Further, the term “switch” refers to any type of switch known in the art, including transistors, thyristors, etc., both for analog and digital circuits.
In operation, in response to voltage sensing circuit 106 detecting a relatively high voltage at node VOUT, by using any voltage or current sense method known in the art, voltage sensing circuit 106 may communicate the presence of a high voltage directly or indirectly to control circuit 108. In embodiments, control circuit 108 may then control protection circuit 104, e.g., by enabling a mode of operation that prevents the high voltage at node VOUT from negatively impacting to-be protected circuit 102.
For example, in a normal mode of operation, the voltage at node VOUT may remain within a range between a reference potential (e.g., a ground potential) and a maximum voltage at node VLOW. In embodiments, VLOW may be a supply voltage that drives to-be protected circuit 102. In such normal or regular mode, voltage sensing circuit 106 may actively or passively direct control circuit 108 to not activate a protection mechanism.
Conversely, in a protection mode of operation, when the voltage at node VOUT exceeds the normal range, i.e., when VOUT exceeds the voltage at node VLOW, voltage sensing circuit 106 may control circuit 108 to activate a protection mechanism, e.g., by generating and driving a current that is indicative of an overvoltage condition into control circuit 108.
In embodiments, voltage sensing circuit 106 may generate a low or high signal indicating the presence of an overvoltage condition at output node VOUT. In response, control circuit 108 may activate one or more components in protection circuit 104 to generate a high impedance between to-be protected circuit 102 and potentially damaging high voltage VOUT. In embodiments, control circuit 108 may accomplish this by activating a switching network that may be located within protection circuit 104.
It is noted that, in embodiments, protection circuit 100 may be implemented as a symmetric or pseudo-symmetric circuit that is configured to protect to-be protected circuit 102 against both positive high voltages that may exist at node VOUT as well as against negative high voltages, hereinafter denoted as +HV and −HV, respectively.
In embodiments, control circuits 206 and 208 may be implemented as gate control circuits. For example, control circuit 206 may control the gate of a set of N-type MOSFET (metal-oxide-semiconductor field-effect transistor) devices and control circuit 208 may control the gate of a set of P-type MOSFET devices.
In embodiments, a to-be protected circuit may comprise sensitive electronic circuitry, such as operational amplifier 202, that may have VCC as supply voltage. It is noted that voltage node VOUT may be coupled to any type of external load (not shown).
A person of skill in the art will appreciate that each circuit may be implemented using various analog and digital circuit components. Such person will further appreciate that any auxiliary components and circuitry, such as power supplies, logic gates, operational amplifiers, control logic, etc., may be used to accomplish the objectives of the present disclosure.
One skilled in the art shall recognize that herein: (1) certain steps may optionally be performed; (2) steps may not be limited to the specific order set forth herein; (3) certain steps may be performed in different orders; and (4) certain steps may be done concurrently.
Arrows on switches 430-432 indicate source terminals, and the midpoint between switches 430-432 indicates the location of drain terminals. It is noted that although switches 430-432 are depicted as normally closed N-type MOSFET devices having body diodes, it is understood that other controlled devices, e.g., devices that have no body diode or have other dopings, structures, and control mechanism may be used. For example, the body diodes shown in
In embodiments, during normal operation, voltage VOUT at output voltage node 462 may be within a range VCC to GND. In such case, switches 410 and 412 assume a substantially zero drain current. As a result, current mode comparators 406 and 408 may produce respective “low” level signals, denoted as CP1 and CP2 in
Since, by virtue of being coupled in a parallel circuit structure, the same voltage drops that develop across RP1, RN1, and RN2, also develop across as gate to source voltages across each respective switch 430 through 436, causing switches 430-436 to turn on, i.e., being conductive. In embodiments, the resulting voltage drop between VLOW and VOUT may be determined by an on-state resistance of the two sets of switches, i.e., one set 430-432 located in a first path between to-be-protected voltage node 460 and output voltage node 462 and another set 434-436 located in a second path parallel to the first one, and the respective currents flowing towards output voltage node 462, e.g., to an external load. A person of skill in the art will appreciate that, at a given current level, the voltage drop between to-be-protected voltage node 460 and output voltage node 462 decreases with increasing device size due to decreasing on-state resistance values as a function of device size.
In embodiments, once the voltage that is applied at output voltage node 462 falls outside the range between GND and the supply voltage VCC (plus about 1 Volt that, in practice, may create a dead zone of no circuit activity), the protection feature of circuit 400 may be activated, e.g., by a drain current flowing through switch 410 having a substantially non-zero value and causing a voltage drop on high voltage resistor 414 that is equivalent to the difference between the voltage at output node 462 and the voltage at the source terminal of switch 410.
In embodiments, current mode comparator 406 may compare the drain current flowing through switch 410 to that of current source 450 to generate a control signal (denoted as CP2 in
In embodiments, bias current control circuit 404 may use control signals CP1 and CP2 to turn off bias currents 470-474. As a result, the voltage drop across high-voltage resistors 414-416 and the gate to source voltages for switches 430-436 will be substantially zero, thus, causing switches 430-436 to turn off, i.e., creating an open circuit, depending of the polarity of the voltage at output voltage node 462.
In embodiments, the back-to-back series-connected body diodes of switches 430-436, due to their opposing polarity, biasing, or direction create a bidirectional high-impedance path between to-be-protected voltage node 460 and output voltage node 462. Advantageously, this protects operational amplifier 402 against unwanted high voltage conditions.
Further, a substantially zero bias current creates a substantially zero voltage drop across, e.g., low-voltage resistor 420, which may act as a floating resistor to provide a convenient way to turn off switch 430. Low-voltage resistors 420-424 may, thus, be viewed as a floating gate control devices.
It is noted that the bidirectional high-voltage protection circuit illustrated in
In embodiments, the voltage VLOW at to-be-protected voltage node 460 may be determined by the output stage state of operational amplifier 402 and may remain within a range, e.g., from 0 Volt to VCC, whereas the voltage VOUT at output voltage node 462 may vary between −HV and +HV. It is further noted that for proper circuit operation, the magnitude of “HV” should be lower than the breakdown voltage of switches 430-436.
At step 504, a high-voltage resistor coupled to the output node may be used to generate a drain current that flows through a high voltage switch coupled to the high-voltage resistor.
At step 506, a current sensing circuit may be used to detect the drain current, which indicates an overvoltage condition at the output node. In embodiments, a protection circuit that comprises a set of switches may be coupled between the output node and the to-be-protected circuit.
At step 508, the drain current may be used to generate a digital signal for a bias current controller.
Finally, at step 510, the bias current controller may be used to control a bias current that when applied to the set of switches turns them off, thereby creating a high-impedance path between the output node and the to-be-protected circuit that prevents the overvoltage condition from negatively impacting the to-be-protected circuit.
Aspects of the present invention may be encoded upon one or more non-transitory computer-readable media with instructions for one or more processors or processing units to cause steps to be performed. It shall be noted that the one or more non-transitory computer-readable media shall include volatile and non-volatile memory. It shall be noted that alternative implementations are possible, including a hardware implementation or a software/hardware implementation. Hardware-implemented functions may be realized using ASIC(s), programmable arrays, digital signal processing circuitry, or the like. Accordingly, the “means” terms in any claims are intended to cover both software and hardware implementations. Similarly, the term “computer-readable medium or media” as used herein includes software and/or hardware having a program of instructions embodied thereon, or a combination thereof. With these implementation alternatives in mind, it is to be understood that the figures and accompanying description provide the functional information one skilled in the art would require to write program code (i.e., software) and/or to fabricate circuits (i.e., hardware) to perform the processing required.
It shall be noted that embodiments of the present invention may further relate to computer products with a non-transitory, tangible computer-readable medium that have computer code thereon for performing various computer-implemented operations. The media and computer code may be those specially designed and constructed for the purposes of the present invention, or they may be of the kind known or available to those having skill in the relevant arts. Examples of tangible computer-readable media include, but are not limited to: magnetic media such as hard disks, floppy disks, and magnetic tape; optical media such as CD-ROMs and holographic devices; magneto-optical media; and hardware devices that are specially configured to store or to store and execute program code, such as application specific integrated circuits (ASICs), programmable logic devices (PLDs), flash memory devices, and ROM and RAM devices. Examples of computer code include machine code, such as produced by a compiler, and files containing higher level code that are executed by a computer using an interpreter. Embodiments of the present invention may be implemented in whole or in part as machine-executable instructions that may be in program modules that are executed by a processing device. Examples of program modules include libraries, programs, routines, objects, components, and data structures. In distributed computing environments, program modules may be physically located in settings that are local, remote, or both.
One skilled in the art will recognize no computing system or programming language is critical to the practice of the present invention. One skilled in the art will also recognize that a number of the elements described above may be physically and/or functionally separated into sub-modules or combined together.
It will be appreciated to those skilled in the art that the preceding examples and embodiments are exemplary and not limiting to the scope of the present disclosure. It is intended that all permutations, enhancements, equivalents, combinations, and improvements thereto that are apparent to those skilled in the art upon a reading of the specification and a study of the drawings are included within the true spirit and scope of the present disclosure. It shall also be noted that elements of any claims may be arranged differently including having multiple dependencies, configurations, and combinations.
The present application claims priority benefit to co-pending and commonly-assigned U.S. patent application Ser. No. 17/744,290, entitled “High-Voltage, Bidirectional Protection Circuits and Methods,” listing Gabriel Eugen Tanase as inventor, which claims priority to U.S. Provisional Patent Application No. 63/197,449, filed on Jun. 6, 2021, entitled “High-Voltage, Bidirectional Protection Circuits and Methods,” listing Gabriel Eugen Tanase as inventor, both applications are herein incorporated by reference as to the entire content.
Number | Date | Country | |
---|---|---|---|
63197449 | Jun 2021 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 17744290 | May 2022 | US |
Child | 18636158 | US |