This application is related to commonly assigned application Ser. No. 13/950,027, Ser. No. 13/950,008, and Ser. No. 13/950,947, all filed concurrently herewith, and all incorporated herein by reference.
Technical Field
The present invention relates to integrated circuits, and more particularly to three-dimensional integrated circuit transformer structures configured for variable turns ratios for use with high frequency applications.
Description of the Related Art
With an increased demand for personal mobile communications, integrated semiconductor devices such as complementary metal oxide semiconductor (CMOS) devices may, for example, include voltage controlled oscillators (VCO), low noise amplifiers (LNA), tuned radio receiver circuits, or power amplifiers (PA). Each of these tuned radio receiver circuits, VCO, LNA, and PA circuits may, however, require on-chip inductor components in their circuit designs.
Several design considerations associated with forming on-chip inductor components may, for example, include quality factor (i.e., Q-factor), self-resonance frequency (fSR), and cost considerations impacted by the area occupied by the formed on-chip inductor. Accordingly, for example, a CMOS radio frequency (RF) circuit design may benefit from, among other things, one or more on-chip inductors having a high Q-factor, a small occupied chip area, and a high fSR value. The self-resonance frequency (fSR) of an inductor may be given by the following equation:
where L is the inductance value of the inductor and C may be the capacitance value associated with the inductor coil's inter-winding capacitance, the inductor coil's interlayer capacitance, and the inductor coil's ground plane (i.e., chip substrate) to coil capacitance. From the above relationship, a reduction in capacitance C may desirably increase the self-resonance frequency (fSR) of an inductor. One method of reducing the coil's ground plane to coil capacitance (i.e., metal to substrate capacitance) and, therefore, C value, is by using a high-resistivity semiconductor substrate such as a silicon-on-insulator (SOI) substrate. By having a high resistivity substrate (e.g., >50 Ω-cm), the effect of the coil's metal (i.e., coil tracks) to substrate capacitance is diminished, which in turn may increase the self-resonance frequency (fSR) of the inductor.
The Q-factor of an inductor may be given by the equation:
where ω is the angular frequency, L is the inductance value of the inductor, and R is the resistance of the coil. As deduced from the above relationship, a reduction in coil resistance may lead to a desirable increase in the inductor's Q-factor. For example, in an on-chip inductor, by increasing the turn-width (i.e., coil track width) of the coil, R may be reduced in favor of increasing the inductors Q-factor to a desired value. In radio communication applications, the Q-factor value is set to the operating frequency of the communication circuit. For example, if a radio receiver is required to operate at 2 GHz, the performance of the receiver circuit may be optimized by designing the inductor to have a peak Q frequency value of about 2 GHz. The self-resonance frequency (fSR) and Q-factor of an inductor are directly related in the sense that by increasing fSR, peak Q is also increased.
On-chip transformers are formed from inductor-like structures. On-chip transformers are needed in radio frequency (RF) circuits for a number of functions including impedance transformation, differential to single conversion and vice versa (balun), DC isolation and bandwidth enhancement to name a few. Some performance metrics of on-chip transformers may include a coefficient of coupling (K), occupied area, impedance transformation factor (turns ratio), power gain, insertion loss, efficiency and power handling capability.
An integrated circuit transformer structure includes at least two conductor groups stacked in parallel in different layers. A first spiral track is formed in the at least two conductor groups, the first spiral track included first turns of a first radius within each of the at least two conductor groups, and second turns of a second radius within each of the at least two conductor groups, the first and second turns being electrically connected. A second spiral track is formed in the at least two conductor groups, the second spiral track including third turns of a third radius within each of the at least two conductor groups and disposed in a same plane between the first and second turns in each of the at least two conductor groups.
Another integrated circuit transformer structure includes at least two conductor groups, each conductor group forming a spiral, the spirals of the at least two conductor groups being stacked in parallel in different layers. The spirals include turns of a first radius connected in series between the layers to form a first cylinder of turns within the at least two conductor groups, turns of a second radius connected in series between the layers to form a second cylinder of turns within the at least two conductor groups and turns of a third radius connected in series between the layers to form a third cylinder of turns within the at least two conductor groups, wherein the first and the third cylinder are electrically connected to each other and electrically isolated from the second cylinder.
A method for constructing an integrated circuit transformer structure includes forming at least two conductor groups, each conductor group forming a spiral, the spirals of the at least two conductor groups being stacked in parallel in different layers; forming turns of a first radius for the spirals, which are connected in series between the layers to form a first cylinder of turns within the at least two conductor groups; forming turns of a second radius for the spirals, which are connected in series between the layers to form a second cylinder of turns within the at least two conductor groups; and forming turns of a third radius for the spirals, which are connected in series between the layers to form a third cylinder of turns within the at least two conductor groups, wherein the first and the third cylinder are electrically connected to each other and electrically isolated from the second cylinder.
These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
The disclosure will provide details in the following description of preferred embodiments with reference to the following figures wherein:
In accordance with the present principles, transformer structures are described that provide reduced occupied area, provide a variable turns ratio and provide higher efficiency. The transformer structures are integrated into metal layers of an integrated circuit device. In useful embodiments, three-dimensional (3D) transformer structures include a primary (primary coil) and a secondary (secondary coil), which are composed of vertically solenoidal series wound spirals. These spirals are in turn realized using at least two or more parallel stacked metals. Both the primary and secondary are interleaved. The spirals traverse through different turns accomplished by breaking open the spiral without disturbing the current flow. This can be achieved due to the parallel stacking of the at least two metals. In one embodiment, the primary coil and the secondary coil each comprise at least two metal layers stacked in parallel.
The present embodiments find utility in any device that includes or needs a transformer and, in particularly useful embodiments, the present principles provide transformers for high frequency applications such as communications applications, e.g., in GSM and CDMA frequency bands, amplifiers, power transfer devices, etc.
It is to be understood that the present invention will be described in terms of a given illustrative architecture formed on a wafer and integrated into a solid state device or chip; however, other architectures, structures, materials and process features and steps may be varied within the scope of the present invention. The terms coils, inductors and windings may be employed interchangeably throughout the disclosure. It should also be understood that these structures may take on any useful shape including rectangular, circular, oval, square, polygonal, etc.
It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
A design for an integrated circuit chip may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
Methods as described herein may be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
Reference in the specification to “one embodiment” or “an embodiment” of the present principles, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present principles. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
Referring now to the drawings in which like numerals represent the same or similar elements and initially to
Referring to
The structure 20 includes turns 30 connected to each other on a first cylinder 32 having a first radius. The turns 30 are vertically disposed in each conductor group 22, 24 and 26 and collectively form the first cylinder 32. A connection 34 is made to a second cylinder 36, which is formed of turns 38 having a second radius. Turns 38 are electrically connected to one another. A connection 40 is made to a third cylinder 42, which is formed of turns 44 having a third radius. Turns 44 are electrically connected to one another. Cylinders 32, 36 and 42 form a first coil 80 (solid line spiral track) of the structure 20.
The structure 20 includes turns 60 connected to each other on a fourth cylinder 62 having a fourth radius. The turns 60 are vertically disposed in each conductor group 22, 24 and 26 and collectively form the fourth cylinder 62, as before. A connection 64 is made to a fifth cylinder 66, which is formed of turns 68 having a fifth radius. Turns 68 are electrically connected to one another. A connection 70 is made to a sixth cylinder 72, which is formed of turns 74 having a sixth radius. Turns 74 are electrically connected to one another. Cylinders 62, 66 and 72 form a second coil 82 (dashed line spiral track) of the structure 20. Inputs and outputs 84 are designated as arrows 84. Connections between turns are shown as vertically disposed arrows and are not individually labeled for ease of viewing.
The first and second coils 80, 82 may include a primary coil and secondary coil (or vice versa) for a transformer. The transformer may include two or more spiral tracks (two are shown in
Each spiral track's turns are preferably connected together in such a way that capacitance between turns within the spiral track is minimized, and magnetic field coupling between turns in the spiral track is maximized. The two or more spiral tracks (coils) are placed in close proximity with each other in such a way that magnetic field coupling between the spiral tracks is maximized. The number of turns in each spiral track can be defined in such a way as to achieve different “turns ratios” among the spiral tracks (“1:1”, “Variable”, etc.). In some embodiments, this is achieved by solenoidal, interleaved primary and secondary coils. The interleaving includes building cylinders from turns on different metal layers or in different conductor groups such that an inner cylinder is encapsulated by a middle cylinder which is encapsulated by an outer cylinder. The inner and outer cylinders are electrically connected to each other.
The embodiments described herein maximize inductance per unit area in both primary and secondary coils by providing the nested or concentric cylinder designs described herein. Advantages include higher inductance in the same area so that higher primary and secondary impedance can be achieved. In addition, a smaller area is provided for the same inductance so that lower capacitance and lower loss are achieved.
Referring to
The structure 100 includes turns 130 connected to each other on a first cylinder 132 having a first radius. The turns 130 are vertically disposed in each conductor group 22 and 24 and collectively form the first cylinder 132. A connection 134 is made to a second cylinder 136, which is formed of turns 138 having a second radius. Turns 138 are electrically connected to one another. A connection 140 is made to a third cylinder 142, which is formed of turns 144 having a third radius. Turns 144 are electrically connected to one another. Cylinders 132, 136 and 142 form a first coil 180 (solid line spiral track) of the structure 100.
The structure 100 includes turns 160 connected to each other on a fourth cylinder 162 having a fourth radius. The turns 160 are vertically disposed in each conductor group 22 and 24 and collectively form the fourth cylinder 162, as before. A connection 164 is made to a fifth cylinder 166, which is formed of turns 168 having a fifth radius. Turns 168 are electrically connected to one another. A connection 170 is made to a sixth cylinder 172, which is formed of turns 174 having a sixth radius. Turns 174 are electrically connected to one another. Cylinders 162, 166 and 172 form a second coil 182 (dashed line spiral track) of the structure 100. Inputs and outputs 184 are designated as arrows 184. Connections between turns are shown as vertically disposed arrows and are not individually labeled for ease of viewing.
The first and second coils 180, 182 may include a primary coil and secondary coil (or vice versa) for a transformer. The transformer may include two or more spiral tracks (two are shown in
Each spiral track's turns are preferably connected together in such a way that capacitance between turns within the spiral track is minimized, and magnetic field coupling between turns in the spiral track is maximized. The two or more spiral tracks (coils) are placed in close proximity with each other in such a way that magnetic field coupling between the spiral tracks is maximized. The number of turns in each spiral track can be defined in such a way as to achieve different “turns ratios” among the spiral tracks (“1:1”, “Variable”, etc.). In some embodiments, this is achieved by solenoidal, interleaved primary and secondary coils. The interleaving includes building cylinders from turns on different metal layers or in different conductor groups such that an inner cylinder is encapsulated by a middle cylinder which is encapsulated by an outer cylinder. The inner and outer cylinders are electrically connected to each other.
To better understand the structure 100.
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
The turns 214 and 218 are connected by a connection 230. Connection 230 is a turn to turn connection within a same conductor group or metal layer without crossing another spiral track. Connection 230 may be made during a same process as the turns on that layer. The turns of each cylinder are connected using vias 228, as before. This provides a high n option a 2:1 turns ratio. It should be understood that the number of turns between portions of the spiral tracks can includes other numbers of turns, e.g., two or more as further shown in
Referring to
The turns 314, 318, 322 and 324 are connected by connections 330. Connections 330 are a turn to turn connection within a same conductor group or metal layer without crossing another spiral track. Connections 330 may be made during a same process as the turns on that layer. The turns of each cylinder are connected using vias 328, as before. Connection 332 connects the inner turns 306 to the outer turns 314, 318, 322 and 324 of the same spiral trace 340. This high n option maximizes the turns ratio. Other turns ratios can be achieved by varying the number of radius increments skipped between turns within a same conductor group in the first spiral track. It should be understood that the number of turns between portions of the spiral tracks can include other numbers of turns for either or both spiral tracks.
Referring to
Referring to
Width, thickness, diameter of the conductor or line 404 may be reduced at a constant rate or any other monotonic rate (including periodically constant) as winding toward the center of the coil. The space 402 between each consecutive turn may be increased at a constant rate or any other monotonic rate (including periodically constant) as winding toward the center of the coil. In one embodiment, the width of the primary/secondary turns can be made significantly different from the secondary/primary without disturbing the overall transformer structure. The line width and spacing at the top and bottom spirals can be different without altering the device structure. The top and bottom spirals can have a slight offset (e.g., within line width tolerance) instead of being perfectly aligned to the spiral above or below it. In addition, spacing 404 of primary/secondary intra turns can be reduced while increasing the primary and secondary inter turns to further enhance the high frequency performance.
Referring to
The top spiral 420 is formed in a conductor group including two metal layers, e.g., M3 and M4, and begins at P+ to a point 1, wraps around, in a clockwise direction, to point 2 and then connects by a via to point 3 of spiral 428, which is formed in a conductor group including two metal layers, e.g., M1 and M2. The coil continues wrapping in a clockwise direction around to point 4 in layer M1/M2 and then connects over a turn to point 5 in the metal layer M1. The coil wraps around to point 6 (layers M1/M2) and then goes up again to layers M3/M4 at point 7 by a via. The coil wraps around again to point 8 in the M3/M4 layers, and connects to point 9 in layer M4 (through a turn). From point 9, the coil wraps around to point 10 and then back down to the M1/M2 layer at point 11. The coil wraps around again to point 12 or P−.
The secondary coil begins at S+ to a point 1′, wraps around, in a clockwise direction, to point 2′ and then connects by a via to point 3′ in layers M1/M2 of spirals 428 and 430. The coil continues wrapping in a clockwise direction around to point 4′ and, in layer M1, connects over a turn to point 5′. The coil wraps around to point 6′ (layers M1/M2) and then goes up again to layers M3/M4 at point 7′ by a via. The coil wraps around again to point 8′ and in the M4 layer connects to point 9′ through a turn. From point 9′, the coil wraps around to point 10′ and then back down to the M1/M2 layer at point 11′. The coil wraps around again to 12′ or S−.
Referring to
As described above, each spiral track includes two or more turns electrically connected together in series. Each turn within a spiral track is comprised of a single conductor group and configured in such a way that it has a “start” connection and an “end” connection. Within a spiral track each turn may be constructed either from the same conductor group as other turns in the spiral track or from a different conductor group. The turns making up the spiral track form a continuous series connection from the “external start connection” to the “external end connection”, with the resulting net current path always traveling in either a clockwise or a counter-clockwise direction around the axial centerline of the spiral track. A first turn within a spiral track has a “start” connection that is the spiral track's “external start connection”. A last turn within a spiral track has an “end” connection that is the spiral track's “external end connection”. Each series connected, turn within the spiral track makes an electrical connection between its “end” connection and the “start” connection of the next turn. This electrical connection from one turn's “end” connection to the next turn's “start” connection may occur laterally within the same conductor group, or it may occur vertically using a via from one conductor group to another.
Referring to
Referring to
Referring to
Referring to
Simulation data comparing the configuration of
In accordance with the present embodiments, the disclosed devices provide the unique feature of easily tailoring the turns ratio. For example, by increasing the secondary inductance and reducing the primary inductance the turn ratio can be increased. The inductance can be changed by employing geometric changes and/or the number of consecutive turns within a spiral track for a given coil (primary or secondary). The 3D wiring and structures of the transformers in accordance with the present principles enhance high frequency performance with the following features: high inductance density, high Q for both primary and secondary (low insertion loss), higher turns ratio (impedance transformation ratio), suitability for high power applications, etc.
Having described preferred embodiments for high efficiency on-chip 3D transformer structures (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
Number | Name | Date | Kind |
---|---|---|---|
4613843 | Esper et al. | Sep 1986 | A |
5852866 | Kuettner | Dec 1998 | A |
6054914 | Abel et al. | Apr 2000 | A |
6198374 | Abel | Mar 2001 | B1 |
6707367 | Castaneda et al. | Mar 2004 | B2 |
6714112 | Beng et al. | Mar 2004 | B2 |
6717502 | Yue | Apr 2004 | B2 |
6841847 | Sia et al. | Jan 2005 | B2 |
6879234 | Furumiya et al. | Apr 2005 | B2 |
6940386 | Mukherjee et al. | Sep 2005 | B2 |
6959482 | Liang et al. | Nov 2005 | B2 |
7283029 | Weon et al. | Oct 2007 | B2 |
7370403 | Hsu et al. | May 2008 | B1 |
7405642 | Hsu et al. | Jul 2008 | B1 |
7570144 | Lim et al. | Aug 2009 | B2 |
7671714 | Tiemeijer | Mar 2010 | B2 |
7705704 | Lee et al. | Apr 2010 | B2 |
7755292 | Tuma et al. | Jul 2010 | B1 |
7808356 | Papananos | Oct 2010 | B2 |
7952458 | Ezzeddine | May 2011 | B2 |
8068003 | Chen et al. | Nov 2011 | B2 |
8081056 | Lee et al. | Dec 2011 | B2 |
8334747 | Matsumoto | Dec 2012 | B2 |
8786393 | Chen | Jul 2014 | B1 |
8836460 | Barry et al. | Sep 2014 | B2 |
20010033204 | Simburger | Oct 2001 | A1 |
20040021227 | Watanabe | Feb 2004 | A1 |
20060087384 | Ezzendine | Apr 2006 | A1 |
20070120637 | Ezzeddine | May 2007 | A1 |
20070296519 | Ezzeddine et al. | Dec 2007 | A1 |
20080218300 | Loef et al. | Sep 2008 | A1 |
20080272875 | Huang et al. | Nov 2008 | A1 |
20090146770 | Lee et al. | Jun 2009 | A1 |
20090153260 | Rofougaran | Jun 2009 | A1 |
20090284339 | Choi et al. | Nov 2009 | A1 |
20100225400 | Rofougaran et al. | Sep 2010 | A1 |
20110032065 | Raczkowski | Feb 2011 | A1 |
20110316657 | Park et al. | Dec 2011 | A1 |
20120056297 | Akhtar et al. | Mar 2012 | A1 |
20120056680 | Kim et al. | Mar 2012 | A1 |
20120248978 | Howald et al. | Oct 2012 | A1 |
20150028987 | Barry et al. | Jan 2015 | A1 |
Number | Date | Country |
---|---|---|
1520245 | Aug 2004 | CN |
202373582 | Aug 2012 | CN |
0725407 | Aug 1996 | EP |
Entry |
---|
Non-Final Office Action issued in U.S. Appl. No. 13/950,947 on Jan. 12, 2015. (9 Pages). |
Chiou, H., et al. “Broadband and Low-Loss 1:9 Transmission-Line Transformer in 0.18-UM CMOS Process” IEEE Electron Device Letters, vol. 31, Issue. 9. Sep. 2010. pp. 921-923. |
Fong, N., et al. “High-Performance and Area-Efficient Stacked Transformers for RF CMOS Integrated Circuits” 2003 IEEE MTT-S International Microwave Symposium Digest, vol. 2. Jun. 2003. pp. 967-970. |
Hsu, F., et al. “Design of On-Chip Transformer With Various Coil Widths to Achieve Minimal Metal Resistance” IEEE Electron Device Letters, vol. 28, No. 11. Nov. 2007. pp. 1029-1032. |
Hsu, F., et al. “Layout Design of On-Chip Transformer With Uniform Variation of Coil Widths” European Microwave Conference. EuMC 2009. Sep. 2009. pp. 1199-1202. |
Ito, T., et al. “Characterization of On-Chip Multiport Inductors for Small-Area RF Circuits” IEEE Transactions on Circuits and Systems—I: Regular Papers, vol. 56, No. 8. Aug. 2009. pp. 1590-1597. |
Kim, J., et al. “High-Performance Three-Dimensional On-Chip Inductors in SOI CMOS Technology for Monolithic RF Circuit Applications” 2003 IEEE Radio Frequency Integrated Circuits Symposium. Jun. 2003. pp. 591-594. |
Leite, B., et al. “Design and Characterization of CMOS Millimeter-Wave Transformers” 2009 SBMO/IEEE MTT-S International Wave and Optoelectronics Conference (IMOC). Nov. 2009. pp. 402-406. |
Lim, C., et al. “An Area Efficient High Turn Ratio Monolithic Transformer for Silicon RFIC” 2008 IEEE radio Frequency Integrated Circuits Symposium. Apr. 2008. pp. 167-170. |
Lim, S., et al. “Extremely High-Q Stacked Transformer-Type Inductors for RF Applications” 2003 International Symposium on VLSI Technology, Systems, and Applications. Oct. 2003. pp. 147-150. |
Lopez-Villegas, J., et al. “Improvement of the Quality Factor of RF Integrated Inductors by Layout Optimization” IEEE Transactions on Microwave Theory and Techniques, vol. 48, No. 1. Jan. 2000. pp. 76-83. |
Park, J., et al. “Monolithically Integrated 3-D Micro-Inductors and Micro-Transformers for RF Applications” 8th International Symposium on Advanced Packaging Materials. Mar. 2002. pp. 362-363. |
Weon, D. “High-Q Integrated 3-D Inductors and Transformers for High Frequency Applications” 2004 IEEE MTT-S International Microwave Symposium Digest, vol. 2. Jun. 2004. pp. 877-880. |
Wu, C., et al. “Analysis and Application of Miniature 3D Inductor” ISCAS 2002. IEEE International Symposium on Circuits and Systems, vol. 2. May 2002. pp. 811-814. |
Young, D., et al. “Monolithic High-Performance Three-Dimensional Coil Inductors for Wireless Communication Applications” International Electron Devices Meeting (IEDM '97)—Technical Digest. Dec. 1997. pp. 67-70. |
Yousef, K., et al. “Design of 3D Integrated Inductors for RFICs” 2012 Japan-Egypt Conference on Electronics, Communications and Computers (JEC-ECC). Mar. 2012. pp. 22-25. |
Zolfaghari, A., et al. “Stacked Inductors and Transformers in CMOS Technology” IEEE Journal of Solid-State Circuits, vol. 36, No. 4. Apr. 2001. pp. 620-628. |
Weon, D. “High-Q Three-Dimensional Inductors and Transformers for High Frequency Applications” Dissertation No. AAI3287260 for Purdue University. 2007 (Abstract Only). |
Non-Final Office Action issued in U.S. Appl. No. 13/950,027 on Oct. 6, 2014. (15 Pages). |
Notice of Allowance dated Jul. 30, 2015 for U.S. Appl. No. 13/950,947. |
Office Action dated Apr. 8, 2015 for U.S. Appl. No. 13/950,008. |
Office Action dated Apr. 15, 2015 for U.S. Appl. No. 13/950,027. |
Number | Date | Country | |
---|---|---|---|
20150028986 A1 | Jan 2015 | US |