High efficiency power converter

Information

  • Patent Grant
  • 7564702
  • Patent Number
    7,564,702
  • Date Filed
    Friday, September 14, 2007
    17 years ago
  • Date Issued
    Tuesday, July 21, 2009
    15 years ago
Abstract
A power converter nearly losslessly delivers energy and recovers energy from capacitors associated with controlled rectifiers in a secondary winding circuit, each controlled rectifier having a parallel uncontrolled rectifier. First and second primary switches in series with first and second primary windings, respectively, are turned on for a fixed duty cycle, each for approximately one half of the switching cycle. Switched transition times are short relative to the on-state and off-state times of the controlled rectifiers. The control inputs to the controlled rectifiers are cross-coupled from opposite secondary transformer windings.
Description
BACKGROUND OF THE INVENTION

This invention pertains to switching power converters. A specific example of a power converter is a DDC power supply that draws 100 watts of power from a 48 volt DC source and converts it to a 5 volt DC output to drive logic circuitry. The nominal values and ranges of the input and output voltages, as well as the maximum power handling capability of the converter, depend on the application.


It is common today for switching power supplies to have a switching frequency of 100 kHz or higher. Such a high switching frequency permits the capacitors, inductors, and transformers in the converter to be physically small. The reduction in the overall volume of the converter that results is desirable to the users of such supplies.


Another important attribute of a power supply is its efficiency. The higher the efficiency, the less heat that is dissipated within the supply, and the less design effort, volume, weight, and cost that must be devoted to remove this heat. A higher efficiency is therefore also desirable to the users of these supplies.


A significant fraction of the energy dissipated in a power supply is due to the on-state (or conduction) loss of the diodes used, particularly if the load and/or source voltages are low (e.g. 3.3, 5, or 12 volts). In order to reduce this conduction loss, the diodes are sometimes replaced with transistors whose on-state voltages are much smaller. These transistors, called synchronous rectifiers, are typically power MOSFETs for converters switching in the 100 kHz and higher range.


The use of transistors as synchronous rectifiers in high switching frequency converters presents several technical challenges. One is the need to provide properly timed drives to the control terminals of these transistors. This task is made more complicated when the converter provides electrical isolation between its input and output because the synchronous rectifier drives are then isolated from the drives of the main, primary side transistors. Another challenge is the need to minimize losses during the switch transitions of the synchronous rectifiers. An important portion of these switching losses is due to the need to charge and discharge the parasitic capacitances of the transistors, the parasitic inductances of interconnections, and the leakage inductance of transformer windings.


SUMMARY OF THE INVENTION

Various approaches to addressing these technical challenges have been presented in the prior art, but further improvements are needed. In response to this need, a new power circuit topology designed to work with synchronous rectifiers in a manner that better addresses the challenges is presented here.


In preferred embodiments of the invention, a power converter comprises a power source and a primary transformer winding circuit having at least one primary winding connected to the source. A secondary transformer winding circuit has at least one secondary winding coupled to the at least one primary winding. Plural controlled rectifiers, such as voltage controlled field effect transistors, each having a parallel uncontrolled rectifier, are connected to a secondary winding. Each controlled rectifier is turned on and off in synchronization with the voltage waveform across a primary winding to provide an output. Each primary winding has a voltage waveform with a fixed duty cycle and transition times which are short relative to the on-state and off-state times of the controlled rectifiers. A regulator regulates the output while the fixed duty cycle is maintained.


In the preferred embodiments, first and second primary transformer windings are connected to the source and first and second primary switches are connected in series with the first and second primary windings, respectively. First and second secondary transformer windings are coupled to the first and second primary windings, respectively. First and second controlled rectifiers, each having a parallel uncontrolled rectifier, are in series with the first and second secondary windings, respectively. A controller turns on the first and second primary switches in opposition, each for approximately one half of the switching cycle with transition times which are short relative to the on-state and off-state times of the first and second controlled rectifiers. The first and second controlled rectifiers are controlled to be on at substantially the same times that the first and second primary switches, respectively, are on.


In a system embodying the invention, energy may be nearly losslessly delivered to and recovered from capacitors associated with the controlled rectifiers during their transition times.


In the preferred embodiments, the first primary and secondary transformer windings and the second primary and secondary transformer windings are on separate uncoupled transformers, but the two primary windings and two secondary windings may be coupled on a single transformer.


Preferably, each controlled rectifier is turned on and off by a signal applied to a control terminal relative to a reference terminal of the controlled rectifier, and the reference terminals of the controlled rectifiers are connected to a common node. Further, the signal that controls each controlled rectifier is derived from the voltage at the connection between the other controlled rectifier and its associated secondary winding.


Regulation may be through a separate regulation stage which in one form is on the primary side of the converter as part of the power source. Power conversion may then be regulated in response to a variable sensed on the primary side of the converter. Alternatively, the regulator may be a regulation stage on the secondary side of the converter, and power conversion may be regulated by control of the controlled rectifiers. Specifically, the on-state voltage of a controlled rectifier may be made larger than its minimum value to provide regulation, or the on-state duration of a controlled rectifier may be shorter than its maximum value to provide regulation.


The preferred systems include reset circuits associated with transformers for flow of magnetizing current. The energy stored in the magnetizing inductance may be recovered. In one form, the reset circuit comprises a tertiary transformer winding, and in another form it comprises a clamp.


In preferred embodiments, the power source has a current fed output, the current fed output characteristic of the power source being provided by an inductor. Alternatively, the power source may have a voltage-fed output where the voltage-fed output characteristic of the power source is provided by a capacitor. In either case, the characteristics may alternatively be provided by active circuitry.


With the preferred current-fed output, the primary switches are both turned on during overlapping periods, and the overlapping periods may be selected to achieve maximum efficiency. With the voltage-fed output, the primary switches are both turned off during overlapping periods. Additional leakage or parasitic inductance may be added to the circuit to accommodate an overlap period.


In one embodiment, a signal controlling a controlled rectifier is derived with a capacitive divider circuit. A circuit may determine the DC component of the signal controlling the controlled rectifier, and the DC component of the signal may be adjusted to provide regulation.


In accordance with another aspect of the invention, an ORing controlled rectifier connects the converter's output to an output bus to which multiple converter outputs are coupled, and the ORing controlled rectifier is turned off if the power converter fails. Preferably, the signal controlling the ORing controlled rectifier is derived from one or more secondary windings. The ORing controlled rectifier is turned on when the converter's output voltage approximately matches the bus voltage.





BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular description of preferred embodiments of the invention, as illustrated in the accompanying drawings in which like reference characters refer to the same parts throughout the different views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.



FIG. 1 is a block diagram illustrating a preferred embodiment of the invention.



FIG. 2 is a schematic of an embodiment of the invention with synchronous rectifiers replaced by diodes.



FIG. 3 is an illustration of a preferred embodiment of the invention with the controlled rectifiers and parallel uncontrolled rectifiers illustrated.



FIG. 4 illustrates an alternative location of the synchronous rectifiers in the circuit of FIG. 3.



FIG. 5 illustrates the circuit of FIG. 3 with important parasitic capacitances and inductances illustrated.



FIG. 6A illustrates another embodiment of the invention with the tertiary winding connected to the primary side.



FIG. 6B illustrates another embodiment of the invention with a voltage fed isolation stage.



FIG. 7 illustrates a secondary circuit having capacitive dividers to divide the voltages applied to the control terminals of the controlled rectifiers.



FIG. 8 shows an alternative embodiment in which the output is regulated by controlling the voltage applied to the control terminals of the controlled rectifiers.



FIG. 9 illustrates an embodiment of the invention in which the primary windings are tightly coupled.



FIG. 10 illustrates the use of an ORing controlled rectifier to couple the power converter to an output bus.





DETAILED DESCRIPTION OF THE INVENTION

A description of preferred embodiments of the invention follows.


One embodiment of the invention described herein pertains to an electrically isolated DDC converter that might be used to deliver power at a low DC voltage (e.g. 5 volts) from a DC source such as a battery or a rectified utility. In such a converter a transformer is used to provide the electrical isolation and to provide a step-down (or step-up) in voltage level according to its turns-ratio. Switches in the form of power semiconductor transistors and diodes are used in conjunction with capacitors and inductors to create the conversion. A control circuit is typically included to provide the drive signals to the transistors' control terminals.


When the switching frequency is high (e.g. 100 kHz and above) it is typical today to use power MOSFETs and Schottky diodes for the converter's switches since these majority carrier devices can undergo faster switch transitions than minority carrier devices such as power bipolar transistors and bipolar diodes.


Most DDC converters are designed to provide regulation of their output voltage in the face of input voltage and output current variations. For example, a converter might need to maintain a 5 volt output (plus or minus a few percent) as its input varies over the range of 36 to 75 volts and its output current ranges from 1 to 25 amps. This ability to provide regulation is usually the result of the power circuit's topology and the manner in which its switching devices are controlled. Sometimes the regulation function is supplied by (or augmented with) a linear regulator.



FIG. 1 shows a block diagram of a DDC converter that represents one embodiment of the invention. It shows a two stage converter structure where the power first flows through one stage and then through the next. One stage provides the regulation function and the other provides the electrical isolation and/or step-down (or step-up) function. In this embodiment the regulation stage is situated before the isolation stage, but this ordering is not necessary for the invention. Notice also that the block diagram shows a control function. As mentioned, the purpose of this control function is to determine when the transistors in the power circuit will be turned on and off (or to determine the drive of a linear regulator). To aid in this function the control circuit typically senses voltages and currents at the input, at the output, and/or within the power circuit.



FIG. 2 shows one way to implement the two power stages represented in the block diagram of FIG. 1. In this figure diodes, rather than synchronous rectifiers, are used to simplify the initial description of the circuit's operation. The topology of the regulation stage is that of a “down converter”. This canonical switching cell has a capacitor, CIN, a transistor, QR, a diode, DR, and an inductor, L. Regulation is by control of the duty cycle of the transistor QR in response to one or more parameters sensed in the circuit. In a well known manner the regulation stage can be modified by providing higher order filters at its input and output, by replacing the diode with a synchronous rectifier, by adding resonant elements to create a “multi-resonant” converter and the like.


The topology of the isolation stage shown in FIG. 2 has two transformers that are not, in this case, coupled. Each of these transformers T1 and T2 has three windings: a primary winding T1PRI, T2PRI; a secondary winding T1SEC, T2SEC; and a tertiary winding T1TER, T2TER. The transformer windings are connected through MOSFETs Q1 and Q2 on the primary windings and through diodes D1, D2, D3, and D4 on the secondary and tertiary windings. The stage is “current-fed”, in this case by the inductor L from the output of the regulation stage. By this it is meant that the current flowing into the primary side of the isolation stage is held relatively constant over the time frame of the switching cycle. It also means that the voltage across the primary side of the isolation stage is free to have large, high frequency components. The output filter is simply a capacitor COUT whose voltage is relatively constant over the time frame of the switching cycle. Additional filtering stages could be added to this output filter in a known manner.


The operation of the isolation stage proceeds in the following manner. First, for approximately one half of the switching cycle, transistor Q1 is on and Q2 is off. The current flowing through inductor L therefore flows through the primary winding of transformer T1, and a corresponding current (transformed by the turns ratio) flows through the secondary winding of T1 and through diode D1 to the output filter capacitor COUT and the load. During this time the magnetizing current in T1 is increasing due to the positive voltage placed across its windings. This positive voltage is determined by the output capacitor voltage, VOUT, plus the forward voltage drop of D1.


During the second half of the switching cycle, transistor Q2 and diode D2 are on and Q1 and D1 are off. While the current of inductor L flows through transformer T2 in the same manner as described above for T1, the magnetizing current of transformer T1 flows through its tertiary winding and diode D3 to the output filter capacitor, COUT. This arrangement of the tertiary winding provides a means to reset the T1 transformer core with a negative voltage and to recover most of the magnetizing inductance energy. The tertiary winding may alternatively be connected to other suitable points in the power circuit, including those on the primary side of the transformer.


Other techniques for resetting the core and/or for recovering the magnetizing energy are known in the art and may be used here. In particular, the tertiary winding could be eliminated and replaced with a conventional clamp circuit attached to either the primary or secondary winding and designed to impose a negative voltage across the transformer during its operative half cycle. Techniques to recover the energy delivered to this clamp circuit, such as the one in which a transistor is placed in anti-parallel with a clamping diode so that energy can flow from the clamping circuitry back into the magnetizing inductance, could also be used.


Notice that because the isolation stage of FIG. 2 is fed by an inductor (L), it is important to make sure there is at least one path through which the current in this inductor can flow. At the transitions between each half cycle, it is therefore typical to turn on the new primary side transistor (say Q2) before turning off the old primary side transistor (say Q1). The time when both transistors are on will be referred to as an overlap interval.


In a conventional current-fed push-pull topology where all the transformer windings are coupled on a single core, turning on both primary-side transistors will cause the voltage across the transformer windings to drop to zero, the output diodes to turn off, and the power to stop flowing through the isolation stage.


Here, however, since two separate, uncoupled transformers are used, the voltage across the transformer windings does not have to collapse to zero when both Q1 and Q2 are on. Instead, both of the output diodes D1 and D2 turn on, both transformers have a voltage across them determined by the output voltage, and the current of inductor L splits (not necessarily equally) between the two halves of the isolation stage. The power flow through the isolation stage is therefore not interrupted (except to charge/discharge parasitic capacitances and inductances). This means the output filter (COUT) can be made much smaller and simpler than would otherwise be necessary. It also means that the isolation stage does not impose a large fundamental frequency voltage ripple across the inductor (L) which provides its current-fed input characteristic.


After an appropriate amount of overlap time has elapsed, the old primary side transistor (say Q1) is turned off. The voltage across this transistor rises as its parasitic capacitance is charged by the current that had been flowing through the channel. Once this voltage rises high enough to forward bias diode D3 connected to the tertiary winding, the transistor voltage becomes clamped, although an over-ring and/or a commutation interval will occur due to parasitic leakage inductance. Eventually, all of the current in inductor L will flow through switch Q2, switch Q1 will be off, and the magnetizing current of T1 will flow through diode D3.


Now replace output diodes D1 and D2 with MOSFET synchronous rectifiers Q3 and Q4, as shown in FIG. 3. Note that in this and later figures, the body diode of the MOSFET synchronous rectifier is explicitly shown since it plays a role in the circuit's operation. More generally, the schematical drawings of Q3 and Q4 depict the need for a controlled rectifier (e.g. a transistor) and an uncontrolled rectifier (e.g. a diode) connected in parallel. These two devices may be monolithically integrated, as they are for power MOSFETs, or they may be separate components. The positions of these synchronous rectifiers in the circuit are slightly different than the positions of the diodes in FIG. 2. They are still in series with their respective secondary windings, but are connected to the minus output terminal rather than the positive output terminal. This is done to have the sources of both N-channel MOSFETs connected to a single, DC node. If P-channel MOSFETs are to be used, their position in the circuit would be as shown in the partial schematic of FIG. 4. This position permits the P-channel devices to also have their sources connected to a single, DC node.


As shown in FIG. 3, the gates of the synchronous rectifier MOSFETs are cross-coupled to the opposite transformers. With this connection, the voltage across one transformer determines the gate voltage, and therefore the conduction state (on or off) of the MOSFET connected to the other transformer, and vice versa. These connections therefore provide properly timed drives to the gates of the MOSFETs without the need for special secondary side control circuitry.


For instance, during the half cycle in which transistor Q1 is turned on and transistor Q2 is off, the current of inductor L flows into the primary of T1 and out its secondary. This secondary side current will flow through transistor Q3 (note that even if Q3's channel is not turned on, the secondary side current will flow through the transistor's internal anti-parallel body diode). The voltage across transformer T1's secondary winding is therefore positive, and equal to the output voltage VOUT plus the voltage drop across Q3. The voltage across T2's secondary winding is negative during this time, with a magnitude approximately equal to the output voltage if the magnetizing inductance reset circuitry takes approximately the whole half cycle to finish its reset function. (The negative secondary winding voltage may be made greater than the positive voltage so that the core will finish its reset before the next half cycle begins. This could be accomplished, for example, by using less turns on the tertiary winding.)


Referring to FIG. 3, the voltage at node A during this state of operation is nearly zero with respect to the indicated secondary-side ground node (actually the voltage is slightly negative due to the drop across Q3). The voltage at node B, on the other hand, is, following our example, approximately twice the output voltage (say 10 volts for a 5 volt output). Given the way these nodes are connected to the synchronous rectifier transistors, Q3 is turned on and Q4 is turned off. These respective conduction states are consistent with transformer T1 delivering the power and transformer T2 being reset.


In the second half-cycle when Q2 is on and Q1 is off, the voltage at node B will be nearly zero (causing Q3 to be off) and the voltage at node A will be approximately twice the output voltage (causing Q4 to be on).


During the transition from one half-cycle to the next, the sequence of operation is as follows. Start with Q1 and Q3 on, Q2 and Q4 off. (The clamp circuit's diode D4 may still be on, or it may have stopped conducting at this point if the magnetizing inductance has finished resetting to zero.) First, Q2 is turned on. If we ignore the effects of parasitic capacitances and inductances, the voltage across T2 steps from a negative value to a positive value. The current flowing through inductor L splits between the two primary windings, causing current to flow out of both secondary windings. These secondary currents flow through Q3 and Q4. Since the voltages at both node A and node B are now nearly zero, Q3, which was on, will now be off, and Q4 will remain off (or more precisely, the channels of these two devices are off). The secondary side currents therefore flow through the body diodes of Q3 and Q4.


At the end of the overlap interval, Q1 is turned off. The current stops flowing through transformer T1, the body diode of Q3 turns off, and the voltage at node A rises from nearly zero to approximately twice the output voltage as T1 begins its reset half-cycle. With node A voltage high, the channel of transistor Q4 turns on, and the secondary side current of transformer T2 commutates from the body diode of Q4 to its channel.


Notice that during the overlap interval, the secondary side currents flow through the body diodes of transistors Q3 and Q4, not their channels. Since these diodes have a high on-state voltage (about 0.9V) compared to the on-state voltage of the channel when the gate-source voltage is high, a much higher power dissipation occurs during this interval. It is therefore desirable to keep the overlap interval short compared to the period of the cycle.


Notice also the benefit of using two, uncoupled transformers. The voltage across a first transformer can be changed, causing the channel of the MOSFET synchronous rectifier transistor connected to a second transformer to be turned off, before the voltage across the second transformer is made to change. This could not be done if both primary and both secondary windings were tightly coupled in the same transformer, since the voltages across all the windings would have to change together.



FIG. 5 shows the same topology as FIG. 3, but with several important parasitic capacitances and inductances indicated schematically. Each indicated capacitor (C3 and C4) represents the combined effect of one synchronous rectifier's input capacitance and the other rectifier's output capacitance, as well as other parasitic capacitances. Each indicated inductor (LP1 and LP2) represents the combined effect of a transformer leakage inductance and the parasitic inductance associated with the loops formed by the primary side components and the secondary side components. These elements store significant energy that is dissipated each switching cycle in many prior art power circuits where diodes are replaced with synchronous rectifiers. Here, however, the energy stored in these parasitic components is nearly losslessly delivered to and recovered from them. By nearly lossless it is meant that no more than approximately 30% of the energy is dissipated. With one implementation of the present invention, less than 10% dissipation is obtained.


The nearly lossless delivery and recovery of energy is achieved because the circuit topology permits the synchronous rectifier switch transitions to proceed as oscillations between inductors and capacitors. These transitions are short compared to the overall on-state and off-state portions of the switching cycle (e.g. less than 20% of the time is taken up by the transition). This characteristic of nearly lossless and relatively short transitions, which we will call soft switching, is distinct from that used in full resonant, quasi-resonant, or multi-resonant converters where the oscillations last for a large portion, if not all, of the on-state and/or off-state time.


The way in which the soft-switching characteristic is achieved can be understood in the following manner. Start with transistors Q1 and Q3 on, Q2 and Q4 off. The voltage at node A, and therefore the voltage across C4, is nearly zero and the voltage at node B (and across C3) is approximately twice the output voltage. The current flowing through inductor L, IL, is flowing into the primary winding of T1. The current flowing out of the secondary winding of T1 is IL minus the current flowing in T1's magnetizing inductance, IM, both referenced to the secondary side. The magnetizing current is increasing towards its maximum value, IMPK, which it reaches at the end of the half cycle.


When Q2 is turned on at the end of the half cycle, the voltage across both windings of both transformers steps to zero volts in the circuit model depicted in FIG. 5. An L oscillatory ring ensues between capacitor C3 and the series combination of the two parasitic inductances, LP1 and LP2. If we assume the parasitic capacitances and inductances are linear, the voltage across C3 decreases cosinusoidally toward zero while the current flowing out of the dotted end of T2's secondary winding, ILP2, builds up sinusoidally toward a peak determined by the initial voltage across C3 divided by the characteristic impedance










L

P





1


+

L

P





2




C
3



.




Note that the current flowing out of the dotted end of T1's secondary winding, ILP1, decreases by the same amount that ILP2 increases such that the sum of the two currents is (IL−IMPK), referenced to the secondary side. Also note that during this part of the transition, the voltages across both transformers' secondary windings will be approximately the output voltage minus half the voltage across C3. As the oscillation ensues, therefore, the transformer winding voltages, which started at zero, build up toward the output voltage.


The oscillation described above will continue until either the current ILP2 reaches (IL−IMPK) or the voltages across C3 reaches zero. The first scenario occurs for lower values of (IL−IMPK) and the second occurs for higher values of this current.


If ILP2 reaches (IL−IMPK) first (and assuming the voltage across C3 has fallen below the threshold voltage of Q3 so that ILP1 is flowing through the body diode of Q3), the oscillation stops because the body diode will not let ILP1 go negative. ILP2 and ILP1 will hold constant at (IL−IMPK) and zero, respectively. Whatever voltage remains across C3 will then discharge linearly due to the current ILP2 until the body diode of Q4 turns on. The body diode will then carry ILP2 until the overlap interval is over and Q1 is turned off.


When Q1 is turned off, the magnetizing current IMPK will charge the parallel capacitance of C4 and C1, the parasitic output capacitance of Q1, until the voltage across them is high enough to forward bias the clamping diode D3. At this point the reset portion of T1's cycle commences.


Notice that for this first scenario, the complete transition is accomplished with portions of oscillatory rings that, to first order, are lossless. (Some loss does occur due to parasitic series resistance, but this is generally less than 20% of the total energy and typically around 5%.) It could be said that the energy that had been stored in LP1 has been transferred to LP2, and that the energy that had been stored in C3 has been transferred to C4.


If, on the other hand, the voltage across C3 reaches zero (or, more precisely, a diode drop negative) first, then the body diode of Q4 will turn on and prevent this voltage from ringing further negative. The currents ILP1 and ILP2 (which are flowing through the body diodes of Q3 and Q4) will hold constant until the overlap interval is over and Q1 is turned off.


Once Q1 is turned off, an oscillation ensues between LP1 and C1. This oscillation is driven by the current remaining in LP1 when Q1 was turned off. Given typical parameter values, this oscillation will continue until ILP1 reaches zero, at which point the body diode of Q3 will turn off. Finally, the magnetizing current IMPK charges up the parallel combination of C4 and C1 until the clamping diode D3 turns on to start the reset half-cycle.


Notice that for this second scenario, the transition is almost accomplished in a (to first order) lossless manner. Some loss does occur because in the final portion of the transition the voltages across C4 and C1 do not start out equal. C1 has already been partially charged whereas C4 is still at zero volts. As these capacitor voltages equalize, an energy will be lost. This lost energy is a small fraction (typically less than one third) of the energy stored in C1 before the equalization occurs. The energy stored in C1 equals the energy stored in ILP1 when Q1 was turned off, which itself is a small fraction (typically less than one third) of the energy that was stored in this parasitic inductance when it was carrying the full load current, (IL−IM). As such, the energy lost in this second scenario is a very small fraction (typically less than one ninth) of the total energy originally stored in (or delivered to) LP1, LP2, C3 and C4. In other words, most of the parasitic energy is recovered.


Note that since the second scenario has a small amount of loss, it may be desirable to avoid this scenario by adjusting component values. One approach would be to make C3 and C4 bigger by augmenting the parasitic capacitors with explicit capacitors placed in parallel. With large enough values it is possible to ensure that the first scenario described above holds true for the full range of load currents expected.


The descriptions given above for both scenarios must be modified to account for the nonlinear nature of capacitors C3, C4, and C1, and also to account for the reverse recovery charge of the body diodes of Q3 and Q4. The details of the nonlinear waveforms are too complex to be described here, but the goal of recovering most of the parasitic energy is still achieved.


As mentioned previously, it is desirable to keep the overlap period as short as possible to minimize the time that the secondary currents are flowing through the body diodes of Q3 and Q4. It is also desirable to allow the energy recovering transitions just described to reach completion. These two competing desires can be traded off to determine an optimum overlap duration. In general, it is desirable to make sure the new primary switch is turned on before the old one is turned off, and that the portion of the half-cycle during which the uncontrolled rectifiers are conducting should, for efficiency sake, be less than 20%. Note that due to delays in the gate drive circuitry it is possible for the overlap interval to appear negative at some point in the control circuit.


The size of the output filter required to achieve a given output voltage ripple is affected by the AC ripple in the current of inductor L. This ripple current is largely caused by the switching action of the preregulation stage. A larger inductance, or a higher order filter for the output of the regulation stage, as shown in FIG. 6 where inductor LB and capacitor CB have been added, will reduce this ripple current.


The required size of the output filter is also affected by the AC ripple currents flowing in the magnetizing inductances of the transformers. Making these inductances as large as possible to reduce their ripple currents is therefore desirable. It is also beneficial to connect the tertiary reset windings back to a suitable point on the primary side as shown in FIG. 6A where they are connected to capacitor CB, rather than to connect them to the output filter, as shown in FIG. 3. This alternative connection reduces by a factor of two the ripple current seen by the output filter due to the magnetizing inductance currents, compared to the connection shown in FIG. 3, since these magnetizing currents no longer flow to the output capacitor during their respective reset half cycles.


The power converter circuits described so far have all had an isolation stage that is current fed. It is also possible to incorporate the invention with an isolation stage that is voltage fed. By “voltage fed” it is meant that the voltage across the primary side of the isolation stage is held relatively constant over the time frame of the switching cycle. Such a converter circuit is shown in FIG. 6B where two uncoupled transformers are used.


The operation of the voltage-fed isolation stage is slightly different than for a current-fed isolation stage. Each primary transistor is still turned on for approximately one half the cycle, but instead of providing a brief overlap period during which both primary transistors, Q1 and Q2, are turned on together, here the primary transistors are both turned off for a brief overlap period.


During each half cycle, the current flowing into one primary winding and out its respective secondary winding can be determined as follows. Say transistors Q1 and Q3 have just been turned on to begin a new half cycle. At the completion of their switch transition they will be carrying some initial current (to be discussed in more detail below). There is also a difference between the voltage across capacitor CB and the voltage across capacitor COUT, both reflected to the secondary side. This voltage differential will be called ΔV. It appears across the series circuit composed of the leakage/parasitic inductances and resistances of the primary and secondary windings, T1PRI and T1SEC, the transistors Q1 and Q3, and the capacitors CB and COUT. The current flowing through this series L-R circuit responds to the voltage across it, ΔV, in accordance with the component values, all referenced to the secondary side.


Since CB and COUT are charged and discharged throughout the half cycle, ΔV will vary. But if we assume ΔV is relatively constant, then the current flowing through the series L-R circuit will change exponentially with an L/R time constant. If this time constant is long compared to the duration of the half cycle, then the current will have a linearly ramping shape. If the time constant is short, that the current will quickly reach a steady value determined by the resistance.


To understand the switch transitions that occur between each half cycle, consider the leakage/parasitic inductances, LP1, and LP2, and the capacitances associated with the controlled rectifiers, C3 and C4, to be modeled in the same way as was shown in FIG. 5. Assume Q2 and Q4 have been on and are carrying a final current level, IF, at the end of the half cycle. Transistor Q1 is then turned on, causing the voltage VCB to be applied across primary winding T1PRI, and its reflected value across secondary winding T1SEC. An oscillation between C4 and LP1, will ensue, with the voltage across C4 starting at approximately twice the output voltage. After approximately one quarter of a cycle of this oscillation, the voltage across C4 will attempt to go negative and be clamped by the body diode of Q3. At this point the current flowing through LP1 will have reached a peak value, IS, determined by approximately twice the output voltage divided by the characteristic impedance, √{square root over (LP1/C 4 )}.This transition discharges capacitor C4 and builds up the current in LP1, to the value IS in a nearly lossless manner.


During the quarter cycle of oscillation the voltage across the gate of transistor Q4 will drop below the threshold value for the device, and the channel of Q4 will turn off. The current that had been flowing through the channel will commutate to the body diode of Q4.


At this point current if flowing through both transformers' secondary windings and through the body diodes of Q3 and Q4. Q3 is carrying the current IS and Q4 is carrying the current IF. Now transistor Q2 is turned off and its voltage rises as parasitic capacitors are losslessly charged until the voltage is clamped by the diode in series with the tertiary windings, T2TER. Inductor LP2 now has a negative voltage across it and its current ILP2, will therefore linearly ramp down to zero as its energy is recovered back to CB through the clamping circuit. Once this current reaches zero, the body diode of Q4 will turn off and the current will become negative, but only to the point where it equals the second transform's magnetizing current, IMPK (reflected to the secondary side). This current will linearly charge capacitor C3 nearly losslessly as energy is delivered to the capacitor from the magnetizing inductance of the second transformer (reflected to the secondary side). This current will linearly charge capacitor C3 nearly losslessly as energy is delivered to the capacitor from the mangetizing inductance of the second transformer.


As the voltage across C3 rises above the threshold value, transistor Q3 will turn on and the current that had been flowing through the body diode of Q3 will commutate to the channel of Q3. The new half cycle will then proceed as discussed above, with Is being the initial value of current mentioned in that discussion.


As with the current-fed isolation stage, the transition between the two half cycles has a period of time when the two body diodes are conducting. This condition is highly dissipative and should be kept short by keeping the overlap period that both primary side transistors, Q1 and Q2, are off short.


In all of the power converter circuits described above, it might be desirable to slow down the switch transitions in the isolation stage for many reasons. For instance, slower transitions might reduce the high frequency differential-mode and common-mode ripple components in the output voltage waveform. There are several ways the switch transitions might be slowed down. For instance, in a well known manner a resistor could be placed in series with the gate of the primary side transistor Q1 (or Q2) in FIG. 5 so that its gate voltage would change more slowly. Similarly, a resistor could be placed in series with the gate of a synchronous rectifier Q3 or (Q4). In either case an RC circuit is created by the added resistor, R, and the capacitance, C, associated with the transistor. If this RC product is long compared to the normal length of the oscillatory transitions described above, the switch transitions will be slowed down.


If the length of the switch transitions are on the order of √{square root over ((LC))} or longer, where L is the leakage/parasitic inductance (LP1 and/or LP2) that oscillates with the capacitor C4 (or C3), then the nearly lossless transitions described above will not be achieved. The more the switch transitions are slowed down, the more the energy delivered to and/or recovered from the capacitors associated with the controlled rectifiers will be dissipated. As such, there is a tradeoff between the power converter's efficiency and its other attributes, such as output ripple content. This tradeoff might result in slower switch transitions in situations where high efficiency is not required or if better synchronous rectifiers in the future have much smaller capacitances.


As discussed above, the synchronous rectifier MOSFETs Q3 and Q4 in the circuit of FIG. 3 are driven with a gate-source voltage equal to approximately twice the output voltage. For a 5 volt output, the 10 volt drive that results is appropriate for common MOSFETs. If the output voltage is such that the gate drive voltage is too large for the ratings of the MOSFET, however, steps must be taken to reduce the drive voltage. For example, if the output voltage is 15 volts, a 30 volt gate drive will result, and it is typically desired that the gate be driven to only 10 volts. Also, some MOSFETs are designed to be driven with only 5 volts, or less, at their gates.



FIG. 7 shows one way to reduce the drive voltage while maintaining the energy recovery feature. The voltage waveform at node B (or at node A) is capacitively divided down by the series combination of capacitors C5 and C3 (or by C6 and C4). The values of these capacitors are chosen to provide the division of the AC voltage provided at node B (or node A) as desired. For example, if node B has a 30 volt step change and a 10 volt step change is desired at the gate of Q3, then C5 should have one half the capacitance of C3. Since C3 may be comprised of the parasitic capacitance of Q3, it is likely to be nonlinear. In this case, an effective value of capacitance that relates the large scale change in charge to the large scale change in voltage should be used in the calculation to determine C5.


Since a capacitor divider only divides the AC components of a waveform, additional components need to be added to determine the DC component of the voltage applied to the gates of Q3 and Q4. FIG. 7 shows one way to do this in which two resistors, R1 and R2 (or R3 and R4), provide the correct division of the DC component of the voltage at node B (or node A). These resistors should have values large enough to keep their dissipation reasonably small. On the other hand, the resistors should be small enough such that the time constant of the combined capacitor/resistor divider is short enough to respond to transients such as start-up.


Other techniques employing diodes or zener diodes that are known in the art could be used instead of the resistor technique shown in FIG. 7.


One variation of the invention described herein would be to create a power supply with multiple outputs by having more than one secondary winding on each transformer in the isolation stage. For example, by using two secondary windings with the same number of turns it would be possible to create a positive 12 volt output and a negative 12 volt output. If the two secondary windings have a different number of turns it would be possible to create two output voltages of different magnitudes (e.g., 5 volts and 3.3 volts). Another approach for creating multiple outputs would be to have multiple isolation stages, each with a turns-ratio appropriate for their respective output voltages.


When multiple outputs are provided in this manner, a phenomenon commonly called cross-regulation occurs. A single regulation stage cannot control the various output voltages independently, and these output voltages depend not just on the relative turns ratios, but also on the voltage drops that result as the various output currents flow through the impedances of their various output paths. A change in any one or more output currents therefore causes a change in the voltages of those outputs that are not used for feedback to the regulation stage. If this variation due to changes in output currents is a problem, then various approaches for providing regulation of the uncontrolled outputs can be provided. For example, a linear regulator might be added to each output that is not otherwise regulated.


One advantageous approach to providing linear regulation with the power circuits described here is to control how much the synchronous rectifier MOSFETs are turned on during their conduction state. This can be done by adding circuitry to limit the peak voltage to which their gates will be driven so that their on-state resistances can be made larger than their minimum values. It can also be done by controlling the portion of operative half cycle during which a MOSFET's gate voltage is allowed to be high so that the MOSFET's body diode conducts for the rest of the time. With both techniques, the amount to which the output voltage can be regulated is the difference between the voltage drop of the synchronous rectifiers when their channels are fully on (i.e., when they are at their minimum resistance) and when only their body diodes are carrying the current.


One way to accomplish the first technique, that of controlling the peak gate voltage, is to use the basic capacitor divider circuit that was shown in FIG. 7. All that is needed is to make the resistor divider ratio, (or, alternatively, the diode clamping voltage if such an approach is chosen) dependent on a control signal derived from the error in the output voltage compared to its desired value. The goal is to shift the DC component of the gate voltage in response to the error signal such that the peak voltage applied to the gate, and therefore the on-state resistance and voltage of the synchronous rectifier, helps to minimize this error. Various control circuitry schemes that might be used to achieve this goal will be obvious to one skilled in the art. Note that this approach preserves the energy recovery feature of the gate drive. Note also that if the voltages at nodes A and B are such that no AC division is desired, then C5 and C6 should be made large compared to C3 and C4.



FIG. 8 shows an alternative method to control the DC component of the gate voltage waveform. The output voltage (or a scaled version of it) is subtracted from a reference voltage and the error is multipled by the gain of an op-amp circuit. The output of the op-amp (node C) is then connected to the synchronous rectifier gates through resistors that are large enough to not significantly alter the AC waveforms at the gates. With this connection, the DC components of the gate voltages will equal the output voltage of the op-amp at node C. If the gain of the op-amp circuit is large enough, such as when an integrator is used, the error in the output voltage will be driven toward zero. ZF and ZI are impedances that should be chosen, with well established techniques, to ensure stability of this feedback loop while providing the gain desired.


The range of voltage required at the output of the op-amp depends on the particular application, and it may include negative values. This range influences the supply voltage requirements for the op-amp. Also, if the op-amp's output voltage gets too high, the synchronous rectifiers may not turn off when they are supposed to. Some means of limiting this voltage, such as a clamp circuit, may therefore be desirable.


One way to accomplish the second technique, that of controlling the portion of the half cycle in which the MOSFET is gated on, is to place a low power switch network between the gate of Q3 (or Q4), node B (or node A), and ground. This network (composed, say, of analog switches operated with digital control signals) might be used to keep the gate voltage grounded for some period of time after the node voltage increases, and to then connect the gate to node B (or A) for the remainder of the half cycle with a switch capable of bidirectional current flow. The length of the delay would be based on a signal derived from the error in the output voltage. With this approach, the energy recovery feature associated with discharging each synchronous rectifier's gate capacitance is preserved, but the charging transition will become lossy. Alternatively, the switch network could be controlled to start out the half cycle with the gate connected to node B (or A), and then after some delay to connect the gate to ground.


Using a synchronous rectifier to provide regulation as well as rectification, as described above, is not limited to multiple-output situations. It can also be used in single-output situations either as the total regulation stage or as an additional regulation stage to augment the first one.


It is also possible to use DDC switching regulators on the secondary side to achieve the additional regulation desired, or to create more than one output voltage from any of the outputs of the isolation stage.


With multiple outputs it is not necessary for the gate of each controlled rectifier to be connected to secondary winding of the other transformer which corresponds to the same output. For instance, if the two outputs are 5 volts and 3.3 volts, the gates of the 3.3 volts output controlled rectifiers could be connected to the 5 volt output secondary windings. Doing so would give these controlled rectifiers a 10 volt gate drive, resulting in a lower on-state resistance than if they had a 6.6 volt gate drive.


In some situations, it may be desirable to place the isolation stage first in the power flow, and to have the regulation stage follow. For example, when there are many outputs sharing the total power, the circuit might be configured as one isolation/step-down (or step-up) stage followed by several DDC switching or linear regulators.


No matter where the isolation stage is situated, if it is to be current fed this requirement could be met with active circuitry as well as by a passive component such as an inductor. For instance, if the current fed isolation stage follows a regulation stage that is achieved with a linear regulator, then this linear regulator could be designed to have a large AC output impedance to achieve the input requirement of the current fed isolation stage.


When the regulation stage precedes the isolation stage, it is not necessary to sense the isolated output voltage to control the regulation. An alternative approach is to sense the voltage on the primary side of the isolation stage, which may eliminate the need for secondary side circuitry and the need to bridge the feedback control signal across the isolation barrier.


For example, in FIG. 6 the voltage across CB, the capacitor of the third-order output filter of the down converter, could be used. This voltage nearly represents the isolated output voltage (corrected for the turns-ratio). It differs only due to the resistive (and parasitic inductance commutation) drops between CB and the output. Since these drops are small and proportional to the current flowing through the isolation stage, the error in output voltage they create can either be tolerated or corrected.


To correct the error, the current on the primary side could be sensed, multiplied by an appropriate gain, and the result used to modify the reference voltage to which the voltage across CB is compared. Since these resistive drops vary with temperature, it might also be desirable to include temperature compensation in the control circuitry. Note that this approach could also be used to correct for resistive drops along the leads connecting the supply's output to its load.


The embodiments of the invention described above have used two uncoupled transformers for the isolation stage. It is also possible, as shown in FIG. 9, to use a single transformer T in which, for example, there are two primary windings TPRI1, TPRI2 and two secondary windings, TSEC1, TSEC2. While the two primary windings may be tightly coupled, either the two secondaries should be loosely coupled to each other or the connections to the output capacitors and synchronous rectifier transistors should provide adequate parasitic inductance. The resulting leakage and parasitic inductance on the secondary side can then be modeled as is shown in FIG. 9.


With this inductance present in the secondary side loops, the operation of the coupled isolation stage during the overlap period is similar to what was described above for the uncoupled case. With Q1 and Q3 on, turn Q2 on. The voltage across the transformer windings, as modeled in FIG. 9, drops to zero, which is consistent with what must happen if the primary windings are tightly coupled. A nearly-lossless energy saving transition involving inductor/capacitor oscillations and linear discharges then ensues.


What is different here is that the overlap period during which both Q1 and Q2 are on cannot last too long. If the overlap lasts too long, the transient waveforms will settle into a state where the voltages at nodes A and B rise to the output voltage. If this voltage is higher than the gates' threshold levels, transistors Q3 and Q4 will partially turn on. A large amount of energy will then be dissipated while this state persists, and it is possible for the output capacitor to be significantly discharged.


These problems can be avoided by making sure the overlap period when both Q1 and Q2 are on does not last too long. For a given converter, an overlap period can be found which will give the highest converter efficiency. The more leakage/parasitic inductance there is, the longer an overlap period that can be tolerated. Based on the overlap time provided by a given control circuit, it may become necessary to add additional inductance by increasing the leakage or parasitic inductance.


With a coupled transformer it is not necessary to provide a separate reset circuit (whether it uses a tertiary winding or not) since the magnetizing current always has a path through which it can flow. With a coupled transformer it is necessary to keep the lengths of the two halves of the cycle well balanced to avoid imposing an average voltage across the core and driving it into saturation. Several techniques for balancing the two half cycles are well known in the art.


When two or more power supplies are connected in parallel, diodes are sometimes placed in series with each supply's output to avoid a situation where one supply's failure, seen as a short at its output, takes down the entire output bus. These “ORing” diodes typically dissipate a significant amount of energy. One way to reduce this dissipation is to replace the diode with a MOSFET having a lower on-state voltage. This “ORing” synchronous rectifier MOSFET can be placed in either output lead, with its body diode pointing in the direction of the output current flow.


With the invention described here, the voltage for driving the gate of this MOSFET, Q5, can be derived by connecting diodes to node A and/or node B (or to nodes of capacitor dividers connected to these nodes), as shown in FIG. 10. These diodes rectify the switching waveforms at node A and/or node B to give a constant voltage suitable for turning on the ORing MOSFET at node D. A filter capacitor, CF, might be added to the circuit as shown in the figure, or the parasitic input capacitance of the ORing MOSFET might be used alone. A resistor RF ensures the gate voltage discharges when the drive is removed.


If the power supply fails in a way that creates a short at its output, such as when a synchronous rectifier shorts, the voltages at nodes A and B will also be shorted after the transient is complete. With its gate drive no longer supplied, the ORing MOSFET will turn off, and the failed supply will be disconnected from the output bus.


When two (or more) power supplies of the type described here are placed in parallel, a problem can arise. If one power supply is turned on while another is left off (i.e. not switching), the output bus voltage generated by the first supply will appear at the gates of the second supply's synchronous rectifiers. Once this voltage rises above the threshold value, these synchronous rectifiers will turn on and draw current. At the least this will result in extra dissipation, but it could result in a shorted output bus. This problem can occur even if both supplies are turned on and off together if one supply's transition “gets ahead” of the other.


There are several approaches to solving this problem. One is to make sure both supplies have matched transitions. Another is to connect the supplies together with ORing diodes so that no supply can draw current from the combined output bus. If an ORing MOSFET is used instead of an ORing diode, however, this second approach can still fail to solve the problem. For instance, consider the case where a supply drives its ORing MOSFET with the technique shown in FIG. 10. Assume the bus voltage is already high due to another supply, and the first supply is then turned on in a way that causes its output voltage to rise slowly toward its desired value. If the ORing MOSFETÿs gate voltage rises high enough to turn it on before the newly rising output voltage approximately matches the existing bus voltage, then there will be at least a momentary large current flow as the two voltages equalize. To avoid this problem additional circuitry can be added to make sure an ORing MOSFET is not turned on until its supply's output voltage has approximately reached the bus voltage. This might be done by sensing the two voltages and taking appropriate action, or it might be done by providing a delay between when the ORing MOSFET's gate drive is made available and when it is actually applied to the gate. Such a delay should only affect the turn-on, however; the turn-off of the ORing MOSFET should have minimal delay so that the protective function of the transistor can be provided.


While this invention has been particularly shown and described with references to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims. Those skilled in the art will recognize or be able to ascertain using no more than routine experimentation, many equivalents to the specific embodiments of the invention described specifically herein. Such equivalents are intended to be encompassed in the scope of the claims. For instance, the regulation stage could be composed of an up-converter. The ideas that have been presented in terms of the N-channel implementation of the synchronous rectifier MOSFET can be modified to apply to the P-channel implementation, as well. The components shown in the schematics of the figures (such as Q3 in FIG. 3) could be implemented with several discrete parts connected in parallel. In addition, certain aspects of the invention could be applied to a power converter having only one primary transformer winding and/or one secondary transformer winding.

Claims
  • 1. A DC-DC power converter system providing plural regulated DC outputs, each having a regulated voltage, comprising: a) a DC input providing an input voltage that varies over a range that is more than plus or minus a few percent;b) a non-regulating isolating step-down converter through which power from the DC input flows first before flowing through any regulation stage, the non-regulating isolating step-down converter providing a non-regulated, isolated DC output having a non-regulated voltage and comprising: i) at least one transformer that is not driven into saturation, the at least one transformer having plural windings including at least one primary winding and at least one secondary winding;ii) plural power MOSFET switches in circuit with the at least one primary winding, the plural power MOSFET switches causing power to flow into the at least one primary winding;iii) control circuitry coupled to the plural MOSFET switches, the control circuitry determining when the power MOSFET switches are turned on and off in a switching cycle at a switching frequency; andiv) plural controlled rectifiers in circuit with the at least one secondary winding, each having a parallel uncontrolled rectifier, each controlled rectifier being turned on for an on-state time and off for an off-state time in synchronization with a voltage waveform of the at least one primary winding to provide the non-regulated, isolated DC output, the voltage waveform of the at least one primary winding having a fixed duty cycle and transition times which are short relative to the on-state and the off-state times of the controlled rectifiers; andc) plural non-isolating down-converter switching regulators, each receiving power from the non-regulated, isolated DC output and each providing one of the regulated DC outputs having a regulated voltage.
  • 2. A DC-DC power converter system as claimed in claim 1 wherein the DC input is a rectified source of power.
  • 3. A DC-DC power converter system as claimed in claim 2 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, a first controlled rectifier of the plural controlled rectifiers being conductive during the first portion of the switching cycle and a second controlled rectifier of the plural controlled rectifiers being conductive during the second portion of the switching cycle, there being a short time, during a transition between the portions, when the first controlled rectifier and the second controlled rectifier are both off and their corresponding uncontrolled rectifiers are both conducting.
  • 4. A DC-DC power converter system as claimed in claim 3 further comprising a filter inductor directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 5. A DC-DC power converter system as claimed in claim 4 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 6. A DC-DC power converter system as claimed in claim 4 wherein the input voltage is within the range of 36-75 volts.
  • 7. A DC-DC power converter system as claimed in claim 4 wherein the non-regulated voltage of the non-regulated, isolated DC output is associated with the input voltage according to a turns ratio of the at least one transformer.
  • 8. A DC-DC power converter system as claimed in claim 4 wherein the non-regulated voltage of the non-regulated, isolated DC output drops with increasing current flow through the non-regulating isolating step-down converter.
  • 9. A DC-DC power converter system as claimed in claim 4 wherein power flow through the non-regulating isolating step-down converter is substantially uninterrupted.
  • 10. A DC-DC power converter system as claimed in claim 4 wherein each of the at least one transformer has only one primary winding.
  • 11. A DC-DC power converter system as claimed in claim 2 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, and further comprising a filter inductor directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 12. A DC-DC power converter system as claimed in claim 1 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, a first controlled rectifier of the plural controlled rectifiers being conductive during the first portion of the switching cycle and a second controlled rectifier of the plural controlled rectifiers being conductive during the second portion of the switching cycle, there being a short time, during a transition between the portions, when the first controlled rectifier and the second controlled rectifier are both off and their corresponding uncontrolled rectifiers are both conducting.
  • 13. A DC-DC power converter as claimed in claim 12 wherein the fixed duty cycle is approximately 50% of the switching cycle.
  • 14. A DC-DC power converter system as claimed in claim 12 wherein the switching frequency is in the range of 100 kHz and above.
  • 15. A DC-DC power converter system as claimed in claim 12 wherein the input voltage is within the range of 36-75 volts.
  • 16. A DC-DC power converter system as claimed in claim 12 wherein the input voltage is about 48 volts.
  • 17. A DC-DC power converter system as claimed in claim 12 wherein the non-regulated voltage of the non-regulated, isolated DC output is associated with the input voltage according to a turns ratio of the at least one transformer.
  • 18. A DC-DC power converter system as claimed in claim 12 wherein the non-regulated voltage of the non-regulated, isolated DC output drops with increasing current flow through the non-regulating isolating step-down converter.
  • 19. A DC-DC power converter system as claimed in claim 12 wherein power flow through the non-regulating isolating step-down converter is substantially uninterrupted.
  • 20. A DC-DC power converter as claimed in claim 12 wherein energy is nearly losslessly delivered to and recovered from capacitors associated with the controlled rectifiers during transition times of the power MOSFET switches.
  • 21. A DC-DC power converter system as claimed in claim 12 wherein each of the at least one transformer has only one primary winding.
  • 22. A DC-DC power converter system as claimed in claim 12 further comprising a filter inductor directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 23. A DC-DC power converter system as claimed in claim 12 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 24. A DC-DC power converter system as claimed in claim 1 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, and further comprising a filter inductor directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 25. A DC-DC power converter system as claimed in claim 24 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 26. A DC-DC power converter system as claimed in claim 1 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 27. A DC-DC power converter system as claimed in claim 1 comprising plural transformers in the isolating step-down converter, each transformer not driven into saturation, each transformer having at least one primary winding and at least one secondary winding, the switching cycle comprising two substantial portions, a first portion and a second portion, power flowing to the isolated DC output from a first of the plural transformers during the first portion of the switching cycle and from a second of the plural transformers during the second portion of the switching cycle.
  • 28. A DC-DC power converter system providing plural regulated DC outputs, each having a regulated voltage, comprising: a) a DC input providing an input voltage that varies over a percentage range that is greater than a respective percentage range over which the regulated voltage of each regulated output varies;b) a non-regulating isolating step-down converter through which power from the DC input flows first before flowing through any regulation stage, the non-regulating isolating step-down converter providing a non-regulated, isolated DC output having a non-regulated voltage and comprising: i) at least one transformer that is not driven into saturation, the at least one transformer having plural windings including at least one primary winding and at least one secondary winding;ii) plural power MOSFET switches in circuit with the at least one primary winding, the plural power MOSFET switches causing power to flow into the at least one primary winding;iii) control circuitry coupled to the plural MOSFET switches, the control circuitry determining when the power MOSFET switches are turned on and off in a switching cycle at a switching frequency; andiv) plural controlled rectifiers in circuit with the at least one secondary winding, each having a parallel uncontrolled rectifier, each controlled rectifier being turned on for an on-state time and off for an off-state time in synchronization with a voltage waveform of the at least one primary winding to provide the non-regulated, isolated DC output, the voltage waveform of the at least one primary winding having a fixed duty cycle and transition times which are short relative to the on-state and the off-state times of the controlled rectifiers; andc) plural non-isolating down-converter switching regulators, each receiving power from the non-regulated, isolated DC output and each providing one of the regulated DC outputs having a regulated voltage.
  • 29. A DC-DC power converter system as claimed in claim 28 wherein the DC input is a rectified source of power.
  • 30. A DC-DC power converter system as claimed in claim 29 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, a first controlled rectifier of the plural controlled rectifiers being conductive during the first portion of the switching cycle and a second controlled rectifier of the plural controlled rectifiers being conductive during the second portion of the switching cycle, there being a short time, during a transition between the portions, when the first controlled rectifier and the second controlled rectifier are both off and their corresponding uncontrolled rectifiers are both conducting.
  • 31. A DC-DC power converter system as claimed in claim 30 further comprising a filter inductor directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 32. A DC-DC power converter system as claimed in claim 31 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 33. A DC-DC power converter system as claimed in claim 31 wherein the input voltage is within the range of 36-75 volts.
  • 34. A DC-DC power converter system as claimed in claim 31 wherein the non-regulated voltage of the non-regulated, isolated DC output is associated with the input voltage according to a turns ratio of the at least one transformer.
  • 35. A DC-DC power converter system as claimed in claim 31 wherein the non-regulated voltage of the non-regulated, isolated DC output drops with increasing current flow through the non-regulating isolating step-down converter.
  • 36. A DC-DC power converter system as claimed in claim 31 wherein power flow through the non-regulating isolating step-down converter is substantially uninterrupted.
  • 37. A DC-DC power converter system as claimed in claim 31 wherein each of the at least one transformer has only one primary winding.
  • 38. A DC-DC power converter system as claimed in claim 29 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, and further comprising a filter inductor directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 39. A DC-DC power converter system as claimed in claim 28 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, a first controlled rectifier of the plural controlled rectifiers being conductive during the first portion of the switching cycle and a second controlled rectifier of the plural controlled rectifiers being conductive during the second portion of the switching cycle, there being a short time, during a transition between the portions, when the first controlled rectifier and the second controlled rectifier are both off and their corresponding uncontrolled rectifiers are both conducting.
  • 40. A DC-DC power converter as claimed in claim 39 wherein the fixed duty cycle is approximately 50% of the switching cycle.
  • 41. A DC-DC power converter system as claimed in claim 39 wherein the switching frequency is in the range of 100 kHz and above.
  • 42. A DC-DC power converter system as claimed in claim 39 wherein the input voltage is within the range of 36-75 volts.
  • 43. A DC-DC power converter system as claimed in claim 39 wherein the input voltage is about 48 volts.
  • 44. A DC-DC power converter system as claimed in claim 39 wherein the non-regulated voltage of the non-regulated, isolated DC output is associated with the input voltage according to a turns ratio of the at least one transformer.
  • 45. A DC-DC power converter system as claimed in claim 39 wherein the non-regulated voltage of the non-regulated, isolated DC output drops with increasing current flow through the non-regulating isolating step-down converter.
  • 46. A DC-DC power converter system as claimed in claim 39 wherein power flow through the non-regulating isolating step-down converter is substantially uninterrupted.
  • 47. A DC-DC power converter as claimed in claim 39 wherein energy is nearly losslessly delivered to and recovered from capacitors associated with the controlled rectifiers during transition times of the power MOSFET switches.
  • 48. A DC-DC power converter system as claimed in claim 39 wherein each of the at least one transformer has only one primary winding.
  • 49. A DC-DC power converter system as claimed in claim 39 further comprising a filter inductor directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 50. A DC-DC power converter system as claimed in claim 39 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 51. A DC-DC power converter system as claimed in claim 28 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, and further comprising a filter inductor directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 52. A DC-DC power converter system as claimed in claim 51 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 53. A DC-DC power converter system as claimed in claim 28 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 54. A DC-DC power converter system as claimed in claim 28 comprising plural transformers in the isolating step-down converter, each transformer not driven into saturation, each transformer having at least one primary winding and at least one secondary winding, the switching cycle comprising two substantial portions, a first portion and a second portion, power flowing to the isolated DC output from a first of the plural transformers during the first portion of the switching cycle and from a second of the plural transformers during the second portion of the switching cycle.
  • 55. A DC-DC power converter system providing plural regulated DC outputs, each having a regulated voltage, comprising: a) a rectified source of power that is a DC input, the DC input providing an input voltage;b) a non-regulating isolating step-down converter through which power from the DC input flows first before flowing through any regulation stage, the non-regulating isolating step-down converter providing a non-regulated, isolated DC output having a non-regulated voltage and comprising: i) at least one transformer that is not driven into saturation, the at least one transformer having plural windings including at least one primary winding and at least one secondary winding;ii) plural power MOSFET switches in circuit with the at least one primary winding, the plural power MOSFET switches causing power to flow into the at least one primary winding;iii) control circuitry coupled to the plural MOSFET switches, the control circuitry determining when the power MOSFET switches are turned on and off in a switching cycle at a switching frequency; andiv) plural controlled rectifiers in circuit with the at least one secondary winding, each having a parallel uncontrolled rectifier, each controlled rectifier being turned on for an on-state time and off for an off-state time in synchronization with a voltage waveform of the at least one primary winding to provide the non-regulated, isolated DC output, the voltage waveform of the at least one primary winding having a fixed duty cycle and transition times which are short relative to the on-state and the off-state times of the controlled rectifiers; andc) plural non-isolating down-converter switching regulators, each receiving power from the non-regulated, isolated DC output and each providing one of the regulated DC outputs having a regulated voltage.
  • 56. A DC-DC power converter system as claimed in claim 55 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, a first controlled rectifier of the plural controlled rectifiers being conductive during the first portion of the switching cycle and a second controlled rectifier of the plural controlled rectifiers being conductive during the second portion of the switching cycle, there being a short time, during a transition between the portions, when the first controlled rectifier and the second controlled rectifier are both off and their corresponding uncontrolled rectifiers are both conducting.
  • 57. A DC-DC power converter system as claimed in claim 52 further comprising a filter inductor directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 58. A DC-DC power converter system as claimed in claim 53 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 59. A DC-DC power converter system as claimed in claim 53 wherein the input voltage is within the range of 36-75 volts.
  • 60. A DC-DC power converter system as claimed in claim 57 wherein the non-regulated voltage of the non-regulated, isolated DC output is associated with the input voltage according to a turns ratio of the at least one transformer.
  • 61. A DC-DC power converter system as claimed in claim 57 wherein the non-regulated voltage of the non-regulated, isolated DC output drops with increasing current flow through the non-regulating isolating step-down converter.
  • 62. A DC-DC power converter system as claimed in claim 57 wherein power flow through the non-regulating isolating step-down converter is substantially uninterrupted.
  • 63. A DC-DC power converter system as claimed in claim 57 wherein each of the at least one transformer has only one primary winding.
  • 64. A DC-DC power converter system as claimed in claim 56 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 65. A DC-DC power converter system as claimed in claim 55 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, and further comprising a filter inductor directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 66. A DC-DC power converter system as claimed in claim 65 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 67. A DC-DC power converter system as claimed in claim 55 comprising multiple non-regulating isolating step-down converters providing plural non-regulated, isolated DC outputs, there being plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 68. A DC-DC power converter system as claimed in claim 55 comprising plural transformers in the isolating step-down converter, each transformer not driven into saturation, each transformer having at least one primary winding and at least one secondary winding, the switching cycle comprising two substantial portions, a first portion and a second portion, power flowing to the isolated DC output from a first of the plural transformers during the first portion of the switching cycle and from a second of the plural transformers during the second portion of the switching cycle.
  • 69. A DC-DC power converter as claimed in claim 55 wherein the fixed duty cycle is approximately 50% of the switching cycle.
  • 70. A DC-DC power converter system as claimed in claim 55 wherein the switching frequency is in the range of 100 kHz and above.
  • 71. A DC-DC power converter system as claimed in claim 55 wherein the input voltage is within the range of 36-75 volts.
  • 72. A DC-DC power converter system as claimed in claim 55 wherein the input voltage is about 48 volts.
  • 73. A DC-DC power converter system as claimed in claim 55 wherein the non-regulated voltage of the non-regulated, isolated DC output is associated with the input voltage according to a turns ratio of the at least one transformer.
  • 74. A DC-DC power converter system as claimed in claim 55 wherein the non-regulated voltage of the non-regulated, isolated DC output drops with increasing current flow through the non-regulating isolating step-down converter.
  • 75. A DC-DC power converter system as claimed in claim 55 wherein power flow through the non-regulating isolating step-down converter is substantially uninterrupted.
  • 76. A DC-DC power converter as claimed in claim 55 wherein energy is nearly losslessly delivered to and recovered from capacitors associated with the controlled rectifiers during transition times of the power MOSFET switches.
  • 77. A DC-DC power converter system as claimed in claim 55 wherein each of the at least one transformer has only one primary winding.
  • 78. A method of converting power from DC to DC to provide plural regulated DC outputs, each having a regulated voltage, comprising: a) providing a DC input having an input voltage that varies over a range that is more than plus or minus a few percent;b) flowing power from the DC input through a non-regulating isolating step-down converter first before any regulation stage, the non-regulating isolating step-down converter providing a non-regulated, isolated DC output having a non-regulated voltage, and in the isolating step-down converter: i) causing plural power MOSFET switches to be turned on in a switching cycle at a switching frequency to cause power to flow into at least one transformer that is not driven into saturation, the at least one transformer having plural windings including at least one primary winding and at least one secondary winding; andii) turning plural controlled rectifiers on for an on-state time and off for an off-state time, the plural controlled rectifiers being in circuit with the at least one secondary winding, each controlled rectifier having a parallel uncontrolled rectifier, the plural controlled rectifiers being turned on and off in synchronization with a voltage waveform of the at least one primary winding to provide the non-regulated, isolated DC output, the voltage waveform of the at least one primary winding having a fixed duty cycle and transition times which are short relative to the on-state and the off-state times of the controlled rectifiers; andc) applying power from the non-regulated, isolated DC output to plural non-isolating down-converter switching regulators, each providing one of the regulated DC outputs having a regulated voltage.
  • 79. A method as claimed in claim 78 wherein: the DC input is a rectified source of power;the switching cycle substantially comprises two substantial portions, a first portion and a second portion, a first controlled rectifier of the plural controlled rectifiers being conductive during the first portion of the switching cycle and a second controlled rectifier of the plural controlled rectifiers being conductive during the second portion of the switching cycle, there being a short time, during a transition between the portions, when the first controlled rectifier and the second controlled rectifier are both off and their corresponding uncontrolled rectifiers are both conducting; anda filter inductor is directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 80. A method as claimed in claim 78 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, a first controlled rectifier of the plural controlled rectifiers being conductive during the first portion of the switching cycle and a second controlled rectifier of the plural controlled rectifiers being conductive during the second portion of the switching cycle, there being a short time, during a transition between the portions, when the first controlled rectifier and the second controlled rectifier are both off and their corresponding uncontrolled rectifiers are both conducting.
  • 81. A method as claimed in claim 78 wherein power flows through multiple non-regulating isolating step down converters providing plural non-regulated, isolated DC outputs, plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 82. A method of converting power from DC to DC to provide plural regulated DC outputs, each having a regulated voltage, comprising: a) providing a DC input having an input voltage that varies over a percentage range that is greater than a respective percentage range over which the regulated voltage of each regulated output varies;b) flowing power from the DC input through a non-regulating isolating step-down converter first before any regulation stage, the non-regulating isolating step-down converter providing a non-regulated, isolated DC output having a non-regulated voltage, and in the isolating step-down converter: i) causing plural power MOSFET switches to be turned on in a switching cycle at a switching frequency to cause power to flow into at least one transformer that is not driven into saturation, the at least one transformer having plural windings including at least one primary winding and at least one secondary winding; andii) turning plural controlled rectifiers on for an on-state time and off for an off-state time, the plural controlled rectifiers being in circuit with the at least one secondary winding, each controlled rectifier having a parallel uncontrolled rectifier, the plural controlled rectifiers being turned on and off in synchronization with a voltage waveform of the at least one primary winding to provide the non-regulated, isolated DC output, the voltage waveform of the at least one primary winding having a fixed duty cycle and transition times which are short relative to the on-state and the off-state times of the controlled rectifiers; andc) applying power from the non-regulated, isolated DC output to plural non-isolating down-converter switching regulators, each providing one of the regulated DC outputs having a regulated voltage.
  • 83. A method as claimed in claim 82 wherein: the DC input is a rectified source of power;the switching cycle substantially comprises two substantial portions, a first portion and a second portion, a first controlled rectifier of the plural controlled rectifiers being conductive during the first portion of the switching cycle and a second controlled rectifier of the plural controlled rectifiers being conductive during the second portion of the switching cycle, there being a short time, during a transition between the portions, when the first controlled rectifier and the second controlled rectifier are both off and their corresponding uncontrolled rectifiers are both conducting; anda filter inductor is directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 84. A method as claimed in claim 82 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, a first controlled rectifier of the plural controlled rectifiers being conductive during the first portion of the switching cycle and a second controlled rectifier of the plural controlled rectifiers being conductive during the second portion of the switching cycle, there being a short time, during a transition between the portions, when the first controlled rectifier and the second controlled rectifier are both off and their corresponding uncontrolled rectifiers are both conducting.
  • 85. A method as claimed in claim 82 wherein power flows through multiple non-regulating isolating step down converters providing plural non-regulated, isolated DC outputs, plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
  • 86. A method of converting power from DC to DC to provide plural regulated DC outputs, each having a regulated voltage, comprising: a) providing a rectified source of power that is a DC input, the DC input having an input voltage;b) flowing power from the DC input through a non-regulated isolating step-down converter first before any regulation stage, the non-regulating isolating step-down converter providing a non-regulated, isolated DC output having a non-regulated voltage, and in the isolating step-down converter: i) causing plural power MOSFET switches to be turned on in a switching cycle at a switching frequency to cause power to flow into at least one transformer that is not driven into saturation, the at least one transformer having plural windings including at least one primary winding and at least one secondary winding; andii) turning plural controlled rectifiers on for an on-state time and off for an off-state time, the plural controlled rectifiers being in circuit with the at least one secondary winding, each controlled rectifier having a parallel uncontrolled rectifier, the plural controlled rectifiers being turned on and off in synchronization with a voltage waveform of the at least one primary winding to provide the non-regulated, isolated DC output, the voltage waveform of the at least one primary winding having a fixed duty cycle and transition times which are short relative to the on-state and the off-state times of the controlled rectifiers; andc) applying power from the non-regulated, isolated DC output to plural non-isolating down-converter switching regulators, each providing one of the regulated DC outputs having a regulated voltage.
  • 87. A method as claimed in claim 86 wherein: the switching cycle substantially comprises two substantial portions, a first portion and a second portion, a first controlled rectifier of the plural controlled rectifiers being conductive during the first portion of the switching cycle and a second controlled rectifier of the plural controlled rectifiers being conductive during the second portion of the switching cycle, there being a short time, during a transition between the portions, when the first controlled rectifier and the second controlled rectifier are both off and their corresponding uncontrolled rectifiers are both conducting; anda filter inductor is directly connected to plural of the windings of the at least one transformer, all current that flows through the inductor flowing through a first of the plural windings during the first portion of the switching cycle and a second of the plural windings during the second portion of the switching cycle.
  • 88. A method as claimed in claim 86 wherein the switching cycle substantially comprises two substantial portions, a first portion and a second portion, a first controlled rectifier of the plural controlled rectifiers being conductive during the first portion of the switching cycle and a second controlled rectifier of the plural controlled rectifiers being conductive during the second portion of the switching cycle, there being a short time, during a transition between the portions, when the first controlled rectifier and the second controlled rectifier are both off and their corresponding uncontrolled rectifiers are both conducting.
  • 89. A method as claimed in claim 86 wherein power flows through multiple non-regulating isolating step down converters providing plural non-regulated, isolated DC outputs, plural of the non-isolating down-converter switching regulators receiving power from one of the non-regulated, isolated DC outputs.
RELATED APPLICATIONS

This application is a continuation of application Ser. No. 11/390,494, filed Mar. 27, 2006, issuing as U.S. Pat. No. 7,272,023 on Sep. 18, 2007, which is a continuation of application Ser. No. 10/812,314, filed on Mar. 29, 2004, now U.S. Pat. No. 7,072,190, which is a continuation of application Ser. No. 10/359,457, filed Feb. 5, 2003, now U.S. Pat. No. 6,731,520, which is a continuation of application Ser. No. 09/821,655, filed Mar. 29, 2001, now U.S. Pat. No. 6,594,159, which is a divisional of application Ser. No. 09/417,867, filed Oct. 13, 1999, now U.S. Pat. No. 6,222,742, which is a divisional of Ser. No. 09/012,475, filed Jan. 23, 1998, now U.S. Pat. No. 5,999,417, which claims the benefit of U.S. Provisional Application 60/036,245 filed Jan. 24, 1997. The entire teachings of the above applications are incorporated herein by reference.

US Referenced Citations (635)
Number Name Date Kind
1181803 Sargent May 1916 A
2042274 Pollock May 1936 A
2497534 Campbell Feb 1950 A
2852730 Magnuski Sep 1958 A
2902862 Twiford et al. Sep 1959 A
2953738 Bright Jun 1960 A
3008068 Wilting et al. Nov 1961 A
3029398 McComb Apr 1962 A
3083328 Mallery et al. Mar 1963 A
3141140 Rich Jul 1964 A
3146406 Wilting Aug 1964 A
3161837 Lloyd Dec 1964 A
3174042 White Mar 1965 A
3229111 Schumacher et al. Jan 1966 A
3241035 Rhyne, Jr. Mar 1966 A
3295042 Evalds et al. Dec 1966 A
3307073 McLaughlin Feb 1967 A
3313996 Lingle Apr 1967 A
3343073 Mesenhimer Sep 1967 A
3400325 Webb Sep 1968 A
3435375 Miller, Jr. Mar 1969 A
3443194 Cielo May 1969 A
3448370 Harrigan Jun 1969 A
3454853 Hintz et al. Jul 1969 A
3458798 Fang et al. Jul 1969 A
3459957 Kelley Aug 1969 A
3471747 Gershen Oct 1969 A
3495157 Nercessian Feb 1970 A
3506908 Resch Apr 1970 A
3514692 Lingle May 1970 A
3517301 Huber Jun 1970 A
3553428 McGhee Jan 1971 A
3564393 Williamson Feb 1971 A
3569818 Dahlinger Mar 1971 A
3573483 White Apr 1971 A
3573494 Houpt et al. Apr 1971 A
3573508 Harris Apr 1971 A
3573544 Zonis et al. Apr 1971 A
3573597 Genuit et al. Apr 1971 A
3579026 Paget May 1971 A
3581186 Weinberger May 1971 A
3582754 Hollmann et al. Jun 1971 A
3582758 Gunn Jun 1971 A
3584289 Bishop et al. Jun 1971 A
3588595 Silvers Jun 1971 A
3599073 Wilson et al. Aug 1971 A
3604920 Niles Sep 1971 A
3619713 Biega et al. Nov 1971 A
3629648 Brown et al. Dec 1971 A
3629725 Chun Dec 1971 A
3638099 Centala Jan 1972 A
3643152 Matsumura et al. Feb 1972 A
3646395 Pratti Feb 1972 A
3657631 Martens et al. Apr 1972 A
3660672 Berger et al. May 1972 A
3663941 Pasciutti May 1972 A
3665203 Barnett et al. May 1972 A
3668508 Archer et al. Jun 1972 A
3684891 Sieron Aug 1972 A
3696286 Ule Oct 1972 A
3704381 Nercessian Nov 1972 A
3710231 Baker Jan 1973 A
3714545 Chiffert Jan 1973 A
3733538 Kernick et al. May 1973 A
3735235 Hamilton et al. May 1973 A
3737755 Calkin et al. Jun 1973 A
3742242 Morio et al. Jun 1973 A
3743861 Bolmgren Jul 1973 A
3751676 Igarashi et al. Aug 1973 A
3753071 Engel et al. Aug 1973 A
3753076 Zelina Aug 1973 A
3754177 O'Reilly Aug 1973 A
3757195 Sklaroof Sep 1973 A
3769545 Crane Oct 1973 A
3771040 Fletcher et al. Nov 1973 A
3781505 Steigerwald Dec 1973 A
3781638 Anderson et al. Dec 1973 A
3787730 Ray et al. Jan 1974 A
3805094 Orlando Apr 1974 A
3816810 Friedman et al. Jun 1974 A
3818237 Straus Jun 1974 A
3818312 Luursema et al. Jun 1974 A
3820008 Guarnaschelli Jun 1974 A
3824450 Johnson et al. Jul 1974 A
3845404 Trilling Oct 1974 A
3848175 Demarest Nov 1974 A
3851240 Park et al. Nov 1974 A
3851278 Isono Nov 1974 A
3859638 Hume, Jr. Jan 1975 A
3873846 Morio et al. Mar 1975 A
3879647 Hamilton et al. Apr 1975 A
3879652 Billings Apr 1975 A
3904950 Judd et al. Sep 1975 A
3909695 Peck Sep 1975 A
3909700 Ferro Sep 1975 A
3912940 Vince Oct 1975 A
3913002 Steigerwald et al. Oct 1975 A
3913036 Hook Oct 1975 A
3916289 Lynch Oct 1975 A
3919656 Sokal et al. Nov 1975 A
3927363 Mitchell et al. Dec 1975 A
3930196 Park et al. Dec 1975 A
3932764 Corey Jan 1976 A
3938024 Clarke Feb 1976 A
3940682 Park et al. Feb 1976 A
3949238 Brookes Apr 1976 A
3959716 Gilbert, Jr. et al. May 1976 A
3974397 Killough, Jr. Aug 1976 A
3976932 Collins Aug 1976 A
3986052 Hunter Oct 1976 A
3986097 Woods Oct 1976 A
3989995 Peterson Nov 1976 A
3991319 Servos et al. Nov 1976 A
4005335 Perper Jan 1977 A
4007413 Fisher et al. Feb 1977 A
4010381 Fickenscher et al. Mar 1977 A
4011518 Irvine et al. Mar 1977 A
4017746 Miller Apr 1977 A
4017783 Assow et al. Apr 1977 A
4017784 Simmons et al. Apr 1977 A
4027228 Collins May 1977 A
4037271 Keller Jul 1977 A
4044268 Hammel et al. Aug 1977 A
4060757 McMurray Nov 1977 A
4066945 Korte, Jr. Jan 1978 A
4074182 Weischedel Feb 1978 A
4078247 Albrecht Mar 1978 A
4104539 Hase Aug 1978 A
4106084 Gibert Aug 1978 A
4109192 Burbank et al. Aug 1978 A
4114048 Hull et al. Sep 1978 A
4115704 Hannemann et al. Sep 1978 A
4122359 Breikss Oct 1978 A
4126793 de Vries Nov 1978 A
4128868 Gamble Dec 1978 A
4131860 Fyot Dec 1978 A
4140959 Powell Feb 1979 A
4150423 Boschert Apr 1979 A
4177389 Schott Dec 1979 A
4184197 Ćuk et al. Jan 1980 A
4187458 Milberger et al. Feb 1980 A
4194147 Payne et al. Mar 1980 A
4205368 Erehe et al. May 1980 A
4207475 Nercessian Jun 1980 A
4208594 Guicheteau Jun 1980 A
4208706 Suzuki et al. Jun 1980 A
4209710 Quarton Jun 1980 A
4210858 Ford et al. Jul 1980 A
4210958 Ikenoue et al. Jul 1980 A
4238690 Clarke Dec 1980 A
4238691 Ebert, Jr. Dec 1980 A
4241261 Ebert, Jr. Dec 1980 A
4245194 Fahlen et al. Jan 1981 A
4245286 Paulkovich et al. Jan 1981 A
4251857 Shelly Feb 1981 A
4253136 Nanko Feb 1981 A
4254459 Belson Mar 1981 A
4257087 Ćuk Mar 1981 A
4257089 Ravis Mar 1981 A
4262214 Patel Apr 1981 A
4270164 Wyman et al. May 1981 A
4270165 Carpenter et al. May 1981 A
4272806 Metzger Jun 1981 A
4274133 Cuk et al. Jun 1981 A
4275317 Laudenslager et al. Jun 1981 A
4276594 Morley Jun 1981 A
4277726 Burke Jul 1981 A
4277728 Stevens Jul 1981 A
4288739 Nercessian Sep 1981 A
4288865 Graham Sep 1981 A
4292581 Tan Sep 1981 A
4293904 Brooks et al. Oct 1981 A
4297590 Vail Oct 1981 A
4300191 Baranowski et al. Nov 1981 A
4301496 Schwarz Nov 1981 A
4302803 Shelly Nov 1981 A
4307441 Bello Dec 1981 A
4310771 Wyatt et al. Jan 1982 A
4313060 Fickenscher et al. Jan 1982 A
4315207 Apfel Feb 1982 A
4316097 Reynolds Feb 1982 A
4317056 Alberts Feb 1982 A
4318007 Rizzi Mar 1982 A
4318164 Onodera et al. Mar 1982 A
4322817 Kuster Mar 1982 A
4323787 Sato et al. Apr 1982 A
4323788 Smith Apr 1982 A
4323962 Steigerwald Apr 1982 A
4325017 Schade, Jr. Apr 1982 A
4327298 Burgin Apr 1982 A
4328482 Belcher et al. May 1982 A
4330816 Imazeki et al. May 1982 A
4334263 Adachi Jun 1982 A
4336587 Boettcher, Jr. et al. Jun 1982 A
4344122 Jones Aug 1982 A
4344124 Panicali Aug 1982 A
4346342 Carollo Aug 1982 A
4347558 Kalinsky Aug 1982 A
4353113 Billings Oct 1982 A
4355884 Honda et al. Oct 1982 A
4356541 Ikenoue et al. Oct 1982 A
4357654 Ikenoue et al. Nov 1982 A
4368409 Sivanesan et al. Jan 1983 A
4371919 Andrews et al. Feb 1983 A
4381457 Wiles Apr 1983 A
4386394 Kocher et al. May 1983 A
4393316 Brown Jul 1983 A
4395639 Bring Jul 1983 A
4398156 Aaland Aug 1983 A
4399499 Butcher et al. Aug 1983 A
4403269 Carroll Sep 1983 A
4415960 Clark, Jr. Nov 1983 A
4423341 Shelly Dec 1983 A
4427899 Bruns Jan 1984 A
4438411 Rubin et al. Mar 1984 A
4441070 Davies et al. Apr 1984 A
4442339 Mizuno et al. Apr 1984 A
4443840 Geissler et al. Apr 1984 A
4449173 Nishino et al. May 1984 A
4449174 Ziesse May 1984 A
4449175 Ishii et al. May 1984 A
4451743 Suzuki et al. May 1984 A
4451876 Ogata May 1984 A
4465966 Long et al. Aug 1984 A
4471289 Duley et al. Sep 1984 A
4473756 Brigden et al. Sep 1984 A
4476399 Yoshida et al. Oct 1984 A
4479175 Gille et al. Oct 1984 A
4484084 Cheffer Nov 1984 A
4499531 Bray Feb 1985 A
4504895 Steigerwald Mar 1985 A
4519024 Federico et al. May 1985 A
4520296 Lepper et al. May 1985 A
4523265 Deprez Jun 1985 A
4524411 Willis Jun 1985 A
4524413 Ikenoue et al. Jun 1985 A
4527228 Chi Yu Jul 1985 A
4528459 Wiegel Jul 1985 A
4533986 Jones Aug 1985 A
4535399 Szepesi Aug 1985 A
4536700 Bello et al. Aug 1985 A
4538073 Freige et al. Aug 1985 A
4539487 Ishii Sep 1985 A
4546421 Bello et al. Oct 1985 A
4553039 Stifter Nov 1985 A
4556802 Harada et al. Dec 1985 A
4561046 Kuster Dec 1985 A
4562522 Adams et al. Dec 1985 A
4564800 Jurjans Jan 1986 A
4566059 Gallios et al. Jan 1986 A
4571551 Trager Feb 1986 A
4575640 Martin Mar 1986 A
4578631 Smith Mar 1986 A
4584635 MacInnis Apr 1986 A
4586119 Sutton Apr 1986 A
4587604 Nerone May 1986 A
4591782 Germer May 1986 A
4593213 Vesce et al. Jun 1986 A
4605999 Bowman et al. Aug 1986 A
4607195 Valkestijin et al. Aug 1986 A
4607323 Sokal et al. Aug 1986 A
4618919 Martin, Jr. Oct 1986 A
4621313 Kiteley Nov 1986 A
4622511 Moore Nov 1986 A
4622629 Glennon Nov 1986 A
4626982 Huber Dec 1986 A
4628426 Steigerwald Dec 1986 A
4635179 Carsten Jan 1987 A
4638175 Bradford et al. Jan 1987 A
4642475 Fischer et al. Feb 1987 A
4642743 Radcliffe Feb 1987 A
4644440 Kenny et al. Feb 1987 A
4648017 Nerone Mar 1987 A
4651020 Kenny et al. Mar 1987 A
4652769 Smith et al. Mar 1987 A
4659942 Volp Apr 1987 A
4663699 Wilkinson May 1987 A
4670661 Ishikawa Jun 1987 A
4672517 Mandelcorn Jun 1987 A
4672518 Murdock Jun 1987 A
4672528 Park et al. Jun 1987 A
4674019 Martinelli Jun 1987 A
4675796 Gautherin et al. Jun 1987 A
4677311 Morita Jun 1987 A
4677534 Okochi Jun 1987 A
4680688 Inou et al. Jul 1987 A
4680689 Payne et al. Jul 1987 A
4683528 Snow et al. Jul 1987 A
4685039 Inou et al. Aug 1987 A
4688160 Fraidlin Aug 1987 A
4691273 Kuwata et al. Sep 1987 A
4694384 Steigerwald et al. Sep 1987 A
4694386 de Sartre Sep 1987 A
4695935 Oen et al. Sep 1987 A
4697136 Ishikawa Sep 1987 A
4698738 Miller et al. Oct 1987 A
4706177 Josephson Nov 1987 A
4709316 Ngo et al. Nov 1987 A
4709318 Gephart et al. Nov 1987 A
4716514 Patel Dec 1987 A
4717833 Small Jan 1988 A
4727308 Huljak et al. Feb 1988 A
4727469 Kammiller Feb 1988 A
4730242 Divan Mar 1988 A
4733102 Nakayama et al. Mar 1988 A
4734839 Barthold Mar 1988 A
4734844 Rhoads Mar 1988 A
4734924 Yahata et al. Mar 1988 A
4745299 Eng et al. May 1988 A
4745538 Cross et al. May 1988 A
4747034 Dickey May 1988 A
4748550 Okado May 1988 A
4754160 Ely Jun 1988 A
4754161 Fox Jun 1988 A
4760276 Lethellier Jul 1988 A
4763237 Wieczorek Aug 1988 A
4768141 Hubertus et al. Aug 1988 A
4772994 Harada et al. Sep 1988 A
4777382 Reingold Oct 1988 A
4777575 Yamato et al. Oct 1988 A
4779185 Musil Oct 1988 A
4782241 Baker et al. Nov 1988 A
4783728 Hoffman Nov 1988 A
4785387 Lee et al. Nov 1988 A
4788450 Wagner Nov 1988 A
4788634 Schlecht et al. Nov 1988 A
4794506 Hino et al. Dec 1988 A
4796173 Steigerwald Jan 1989 A
4800479 Bupp Jan 1989 A
4805078 Munz Feb 1989 A
4809148 Barn Feb 1989 A
4811191 Miller Mar 1989 A
4812672 Cowan et al. Mar 1989 A
4814962 Magalhaes et al. Mar 1989 A
4814965 Petersen Mar 1989 A
4823249 Garcia, II Apr 1989 A
4825348 Steigerwald et al. Apr 1989 A
4829216 Rodriguez-Cavazos May 1989 A
4841160 Yon et al. Jun 1989 A
4853832 Stuart Aug 1989 A
4853837 Gulczynski Aug 1989 A
4855888 Henze et al. Aug 1989 A
4860184 Tabisz et al. Aug 1989 A
4860185 Brewer et al. Aug 1989 A
4860188 Bailey et al. Aug 1989 A
4860189 Hitchcock Aug 1989 A
4864479 Steigerwald et al. Sep 1989 A
4864483 Divan Sep 1989 A
4866588 Rene Sep 1989 A
4866589 Satoo et al. Sep 1989 A
4868729 Suzuki Sep 1989 A
4870555 White Sep 1989 A
4873616 Fredrick et al. Oct 1989 A
4873618 Fredrick et al. Oct 1989 A
4877972 Sobhani et al. Oct 1989 A
4881014 Okochi Nov 1989 A
4882646 Genuit Nov 1989 A
4882664 Pennington Nov 1989 A
4882665 Choi et al. Nov 1989 A
4885674 Varga et al. Dec 1989 A
4890210 Myers Dec 1989 A
4890214 Yamamoto Dec 1989 A
4893227 Gallios et al. Jan 1990 A
4893228 Orrick et al. Jan 1990 A
4896092 Flynn Jan 1990 A
4899271 Seiersen Feb 1990 A
4900885 Inumada Feb 1990 A
4903183 Noguchi et al. Feb 1990 A
4903189 Ngo et al. Feb 1990 A
4908857 Burns et al. Mar 1990 A
4916599 Traxler et al. Apr 1990 A
4920470 Clements Apr 1990 A
4922397 Heyman May 1990 A
4922404 Ludwig et al. May 1990 A
4924170 Henze May 1990 A
4926303 Sturgeon May 1990 A
4931918 Inou et al. Jun 1990 A
4935857 Nguyen et al. Jun 1990 A
4937468 Shekhawat et al. Jun 1990 A
4952849 Fellows et al. Aug 1990 A
4953068 Henze Aug 1990 A
4958268 Nagagata et al. Sep 1990 A
4959764 Bassett Sep 1990 A
4959766 Jain Sep 1990 A
4961128 Bloom Oct 1990 A
4975823 Rilly et al. Dec 1990 A
4982149 Shimanuki Jan 1991 A
5001318 Noda Mar 1991 A
5006782 Pelly Apr 1991 A
5008795 Parsley et al. Apr 1991 A
5010261 Steigerwald Apr 1991 A
5012401 Barlage Apr 1991 A
5013980 Stephens et al. May 1991 A
5016245 Lobjinski et al. May 1991 A
5017800 Divan May 1991 A
5019717 McCurry et al. May 1991 A
5019719 King May 1991 A
5019954 Bourgeault et al. May 1991 A
5023766 Laidler Jun 1991 A
5027002 Thornton Jun 1991 A
5027264 DeDoncker et al. Jun 1991 A
5029062 Capel Jul 1991 A
5036452 Loftus Jul 1991 A
5038264 Steigerwald Aug 1991 A
5038265 Paladel Aug 1991 A
5038266 Callen et al. Aug 1991 A
5041777 Riedger Aug 1991 A
5043859 Korman et al. Aug 1991 A
5047911 Sperzel et al. Sep 1991 A
5055722 Latos et al. Oct 1991 A
5057698 Widener et al. Oct 1991 A
5057986 Henze et al. Oct 1991 A
5063338 Capel et al. Nov 1991 A
5063489 Inaba Nov 1991 A
5066900 Bassett Nov 1991 A
5073848 Steigerwald et al. Dec 1991 A
5077486 Marson et al. Dec 1991 A
5079686 Vinciarelli Jan 1992 A
5097403 Smith Mar 1992 A
5099406 Harada et al. Mar 1992 A
5101336 Willocx et al. Mar 1992 A
5103110 Housworth et al. Apr 1992 A
5103387 Rosenbaum et al. Apr 1992 A
5105351 Harada et al. Apr 1992 A
5111372 Kameyama et al. May 1992 A
5111374 Lai et al. May 1992 A
5113334 Tuson et al. May 1992 A
5113337 Steigerwald May 1992 A
5119013 Sabroff Jun 1992 A
5119283 Steigerwald et al. Jun 1992 A
5119284 Fisher et al. Jun 1992 A
5122726 Elliott et al. Jun 1992 A
5122945 Marawi Jun 1992 A
5126651 Gauen Jun 1992 A
5128603 Wölfel Jul 1992 A
5132888 Lo et al. Jul 1992 A
5132889 Hitchcock et al. Jul 1992 A
5138184 Keefe Aug 1992 A
5138249 Capel Aug 1992 A
5140509 Murugan Aug 1992 A
5140512 O'Sullivan Aug 1992 A
5140514 Tuusa et al. Aug 1992 A
5144547 Masamoto Sep 1992 A
5146394 Ishii et al. Sep 1992 A
5157269 Jordan et al. Oct 1992 A
5159541 Jain Oct 1992 A
5161241 Kanai Nov 1992 A
5162663 Combs et al. Nov 1992 A
5164609 Poppe et al. Nov 1992 A
5168435 Kobayashi et al. Dec 1992 A
5173846 Smith Dec 1992 A
5177675 Archer Jan 1993 A
5179512 Fisher et al. Jan 1993 A
5206800 Smith Apr 1993 A
5208740 Ehsani May 1993 A
5216351 Shimoda Jun 1993 A
5218522 Phelps et al. Jun 1993 A
5221887 Gulczynski Jun 1993 A
5224025 Divan et al. Jun 1993 A
5233509 Ghotbi Aug 1993 A
5235502 Vinciarelli et al. Aug 1993 A
5237208 Tominaga et al. Aug 1993 A
5237606 Ziermann Aug 1993 A
5254930 Daly Oct 1993 A
5255174 Murugan Oct 1993 A
5264736 Jacobson Nov 1993 A
5267135 Tezuka et al. Nov 1993 A
5267137 Goebel Nov 1993 A
5268830 Loftus, Jr. Dec 1993 A
5272612 Harada et al. Dec 1993 A
5272613 Büthker Dec 1993 A
5274539 Steigerwald et al. Dec 1993 A
5274543 Loftus, Jr. Dec 1993 A
5289364 Sakurai Feb 1994 A
5303138 Rozman Apr 1994 A
5304875 Smith Apr 1994 A
5305191 Loftus, Jr. Apr 1994 A
5305192 Bonte et al. Apr 1994 A
5343383 Shinada et al. Aug 1994 A
5353212 Loftus, Jr. Oct 1994 A
5355293 Carlstedt Oct 1994 A
5355294 De Doncker et al. Oct 1994 A
5363323 Lange Nov 1994 A
5377090 Steigerwald Dec 1994 A
5386359 Nochi Jan 1995 A
5396412 Barlage Mar 1995 A
5398182 Crosby Mar 1995 A
5400239 Caine Mar 1995 A
5410467 Smith et al. Apr 1995 A
5412308 Brown May 1995 A
5412557 Lauw May 1995 A
5424932 Inou et al. Jun 1995 A
5428523 McDonnal Jun 1995 A
5430632 Meszlenyi Jul 1995 A
5430633 Smith Jul 1995 A
5434770 Dreifuerst et al. Jul 1995 A
5442534 Cuk et al. Aug 1995 A
5448469 Rilly et al. Sep 1995 A
5461301 Truong Oct 1995 A
5477091 Fiorina et al. Dec 1995 A
5481449 Kheraluwala et al. Jan 1996 A
5500791 Kheraluwala et al. Mar 1996 A
5513092 Goebel Apr 1996 A
5514921 Steigerwald May 1996 A
5519599 Shinada et al. May 1996 A
5528480 Kikinis et al. Jun 1996 A
5528482 Rozman Jun 1996 A
5530635 Yashiro Jun 1996 A
5534768 Chavannes et al. Jul 1996 A
5535112 Vazquez Lopez et al. Jul 1996 A
5537021 Weinberg et al. Jul 1996 A
5539630 Pietkiewicz et al. Jul 1996 A
5541827 Allfather Jul 1996 A
5552695 Schwartz Sep 1996 A
5559423 Harman Sep 1996 A
5559682 Kanouda et al. Sep 1996 A
5570276 Cuk et al. Oct 1996 A
5576940 Steigerwald et al. Nov 1996 A
5590032 Bowman et al. Dec 1996 A
5594629 Steigerwald Jan 1997 A
5621621 Lilliestrale Apr 1997 A
5625541 Rozman Apr 1997 A
5635826 Sugawara Jun 1997 A
5636107 Lu et al. Jun 1997 A
5636116 Milavec et al. Jun 1997 A
5663876 Newton et al. Sep 1997 A
5663877 Dittli et al. Sep 1997 A
5663887 Warn et al. Sep 1997 A
5691870 Gebara Nov 1997 A
5708571 Shinada Jan 1998 A
5719754 Fraidlin et al. Feb 1998 A
5726869 Yamashita et al. Mar 1998 A
5729444 Perol Mar 1998 A
5734563 Shinada Mar 1998 A
5742491 Bowman et al. Apr 1998 A
5757625 Schoofs May 1998 A
5757627 Faulk May 1998 A
5768118 Faulk et al. Jun 1998 A
5771160 Seong Jun 1998 A
5774350 Notaro et al. Jun 1998 A
5781420 Xia et al. Jul 1998 A
5781421 Steigerwald et al. Jul 1998 A
5784266 Chen Jul 1998 A
5805432 Zaitsu et al. Sep 1998 A
5818704 Martinez Oct 1998 A
5831839 Pansier Nov 1998 A
5841641 Faulk Nov 1998 A
5841643 Schenkel Nov 1998 A
5870299 Rozman Feb 1999 A
5872705 Loftus, Jr. et al. Feb 1999 A
5880939 Sardat Mar 1999 A
5880949 Melhem et al. Mar 1999 A
5894412 Faulk Apr 1999 A
5901052 Strijker May 1999 A
5903452 Yang May 1999 A
5907481 Svärdsjö May 1999 A
5929692 Carsten Jul 1999 A
5946202 Balogh Aug 1999 A
5946207 Schoofs Aug 1999 A
5949658 Thottuvelil et al. Sep 1999 A
5956242 Majid et al. Sep 1999 A
5956245 Rozman Sep 1999 A
5959370 Pardi Sep 1999 A
5991167 Van Lerberghe Nov 1999 A
5999417 Schlecht Dec 1999 A
6002597 Rozman Dec 1999 A
6005773 Rozman et al. Dec 1999 A
6011703 Boylan et al. Jan 2000 A
6016258 Jain et al. Jan 2000 A
6016261 De Wit et al. Jan 2000 A
RE36571 Rozman Feb 2000 E
6026005 Abdoulin Feb 2000 A
6038148 Farrington et al. Mar 2000 A
6046920 Cazabat et al. Apr 2000 A
6058026 Rozman May 2000 A
6066943 Hastings et al. May 2000 A
6069799 Bowman et al. May 2000 A
6069804 Ingman et al. May 2000 A
6084792 Chen et al. Jul 2000 A
6087817 Varga Jul 2000 A
6088329 Lindberg et al. Jul 2000 A
6091616 Jacobs et al. Jul 2000 A
6137697 Tarodo et al. Oct 2000 A
6137698 Yukawa et al. Oct 2000 A
6141224 Xia et al. Oct 2000 A
6169675 Shimamori et al. Jan 2001 B1
6191964 Boylan et al. Feb 2001 B1
6208535 Parks Mar 2001 B1
6222742 Schlecht Apr 2001 B1
6246592 Balogh et al. Jun 2001 B1
6252781 Rinne et al. Jun 2001 B1
6278621 Xia et al. Aug 2001 B1
RE37510 Bowman et al. Jan 2002 E
6385059 Telefus et al. May 2002 B1
6417653 Massie et al. Jul 2002 B1
6430071 Haneda Aug 2002 B1
RE37889 Rozman Oct 2002 E
RE37898 Seragnoli Nov 2002 E
6477065 Parks Nov 2002 B2
6487093 Vogman Nov 2002 B1
6504267 Giannopoulos Jan 2003 B1
6535407 Zaitsu Mar 2003 B1
6552917 Bourdillon Apr 2003 B1
6580258 Wilcox et al. Jun 2003 B2
6594159 Schlecht Jul 2003 B2
6608768 Sula Aug 2003 B2
6700365 Isham et al. Mar 2004 B2
6721192 Yang et al. Apr 2004 B1
6728118 Chen et al. Apr 2004 B1
6731520 Schlecht May 2004 B2
6735094 Steigerwald et al. May 2004 B2
6804125 Brkovic Oct 2004 B2
6836415 Yang et al. Dec 2004 B1
6845019 Kim et al. Jan 2005 B2
6853563 Yang et al. Feb 2005 B1
6853568 Li et al. Feb 2005 B2
6862194 Yang et al. Mar 2005 B2
6862198 Muegge et al. Mar 2005 B2
6930893 Vinciarelli Aug 2005 B2
6987679 Gan et al. Jan 2006 B2
7031128 Nam Apr 2006 B2
7050309 Farrington May 2006 B2
7072190 Schlecht Jul 2006 B2
7187562 Stojcic et al. Mar 2007 B2
7269034 Schlecht Sep 2007 B2
7272023 Schlecht Sep 2007 B2
7727021 Schlecht et al. Sep 2007
7501715 Saeueng et al. Mar 2009 B2
20030174522 Xu et al. Sep 2003 A1
20050047177 Tobita Mar 2005 A1
20060209572 Schlecht Sep 2006 A1
20060262575 Schlecht Nov 2006 A1
20060285368 Schlecht Dec 2006 A1
20080151582 Schlecht Jun 2008 A1
20080175024 Schlecht et al. Jul 2008 A1
Foreign Referenced Citations (146)
Number Date Country
1 181 803 Jan 1985 CA
2042274 Dec 1991 CA
29 02 862 Aug 1979 DE
0 016 537 Oct 1980 EP
0 041 883 Dec 1981 EP
0 058 400 Aug 1982 EP
0 139 870 May 1985 EP
0 077 958 Jan 1986 EP
0 184 963 Jun 1986 EP
0 102 614 Jul 1987 EP
0 244 186 Nov 1987 EP
0 289 196 Nov 1988 EP
0 343 855 Nov 1989 EP
0 223 504 Jun 1990 EP
0 410 866 Jan 1991 EP
0 428 377 May 1991 EP
0 429 310 May 1991 EP
0 449 504 Oct 1991 EP
0 467 778 Feb 1992 EP
0 472 261 Feb 1992 EP
0 474 471 Mar 1992 EP
0 476 278 Mar 1992 EP
0 481 466 Apr 1992 EP
0 484 610 May 1992 EP
0 503 806 Sep 1992 EP
0 508 664 Oct 1992 EP
0 291 403 Jan 1993 EP
0 529 180 Mar 1993 EP
0 549 920 Jul 1993 EP
0 550 167 Jul 1993 EP
92120812.0 Jul 1993 EP
0 575 626 Dec 1993 EP
0 582 814 Feb 1994 EP
0 588 569 Mar 1994 EP
0 257 817 Apr 1994 EP
0 595 232 May 1994 EP
0 599 814 Jun 1994 EP
0 336 725 Jul 1994 EP
0 605 752 Jul 1994 EP
0 608 091 Jul 1994 EP
0 610 158 Aug 1994 EP
0 616 281 Sep 1994 EP
0 618 666 Oct 1994 EP
0 622 891 Nov 1994 EP
0 665 634 Aug 1995 EP
0 694 826 Jan 1996 EP
0 696 831 Feb 1996 EP
0 709 949 May 1996 EP
0 720 278 Jul 1996 EP
0 736 959 Oct 1996 EP
0 741 447 Nov 1996 EP
0 757 428 Feb 1997 EP
0 798 846 Oct 1997 EP
0 805 540 Nov 1997 EP
0 848 485 Jun 1998 EP
0 851 566 Jul 1998 EP
0 854 564 Jul 1998 EP
0 884 829 Dec 1998 EP
0 925 638 Jun 1999 EP
0 932 929 Aug 1999 EP
0 944 162 Sep 1999 EP
0 954 088 Nov 1999 EP
0 973 246 Jan 2000 EP
0 996 219 Apr 2000 EP
1 231 705 Aug 2002 EP
2 535 133 Apr 1984 FR
2 608 857 Dec 1986 FR
2 11 0 493 Jun 1983 GB
2 117 144 Oct 1983 GB
2 131 238 Jun 1984 GB
2 160 722 Dec 1985 GB
2 217 931 Nov 1989 GB
2 233 479 Jan 1991 GB
2 244 155 Nov 1991 GB
2 255 865 Nov 1992 GB
2 291 287 Jan 1996 GB
2 313 495 Nov 1997 GB
61-49583 Apr 1986 JP
61-27171 Dec 1986 JP
61-277372 Dec 1986 JP
62-233067 Oct 1987 JP
63-257458 Oct 1988 JP
63-277471 Nov 1988 JP
64-50762 Feb 1989 JP
1-134989 Sep 1989 JP
1-278265 Nov 1989 JP
1-283061 Nov 1989 JP
2-155465 Jun 1990 JP
2-202362 Aug 1990 JP
2-246774 Oct 1990 JP
3-18275 Jan 1991 JP
3-89851 Apr 1991 JP
4-105556 Apr 1992 JP
H5-64446 Mar 1993 JP
5-207745 Aug 1993 JP
05199744 Aug 1993 JP
06098540 Apr 1994 JP
6-187056 Jul 1994 JP
6-315263 Nov 1994 JP
06315263 Nov 1994 JP
6-343262 Dec 1994 JP
06339266 Dec 1994 JP
07007928 Jan 1995 JP
07115766 May 1995 JP
7-194104 Jul 1995 JP
07308062 Nov 1995 JP
07337005 Dec 1995 JP
07337006 Dec 1995 JP
H7-337005 Dec 1995 JP
08019251 Jan 1996 JP
8-223906 Aug 1996 JP
08205533 Aug 1996 JP
08223906 Aug 1996 JP
08275518 Oct 1996 JP
8-289538 Nov 1996 JP
08336282 Dec 1996 JP
09093917 Apr 1997 JP
09172775 Jun 1997 JP
09182416 Jul 1997 JP
10066336 Mar 1998 JP
10136646 May 1998 JP
10146054 May 1998 JP
10210740 Aug 1998 JP
10248248 Sep 1998 JP
11004577 Jan 1999 JP
11069803 Mar 1999 JP
11103572 Apr 1999 JP
11146650 May 1999 JP
11178335 Jul 1999 JP
177578 Oct 1995 PL
9711503 Dec 1997 SA
WO 8404634 Nov 1984 WO
WO 8602787 May 1986 WO
WO 8705165 Aug 1987 WO
WO 8809084 Nov 1988 WO
WO 8809084 Nov 1988 WO
WO 8901719 Feb 1989 WO
WO 9107803 May 1991 WO
WO 95123451 Aug 1995 WO
WO 9530182 Nov 1995 WO
WO 9532458 Nov 1995 WO
WO 9818198 Apr 1998 WO
WO 9826496 Jun 1998 WO
WO 0197371 Dec 2001 WO
WO 2004082119 Sep 2004 WO
WO 2005008872 Jan 2005 WO
Related Publications (1)
Number Date Country
20080151580 A1 Jun 2008 US
Provisional Applications (1)
Number Date Country
60036245 Jan 1997 US
Divisions (2)
Number Date Country
Parent 09417867 Oct 1999 US
Child 09821655 US
Parent 09012475 Jan 1998 US
Child 09417867 US
Continuations (4)
Number Date Country
Parent 11390494 Mar 2006 US
Child 11901263 US
Parent 10812314 Mar 2004 US
Child 11390494 US
Parent 10359457 Feb 2003 US
Child 10812314 US
Parent 09821655 Mar 2001 US
Child 10359457 US