High-frequency semiconductor device

Abstract

There is provided a high-frequency semiconductor device having an amplifier circuit, which amplifier minimizes deterioration of a high-frequency characteristic and attains high thermal stability. A driver stage of a power amplifier is formed so as to assume a multi-stage configuration by means of connecting multi-finger HBTs in shunt with each other, each multi-finger HBT comprising a single emitter. An output stage is formed so as to assume a single stage configuration by means of connecting multi-finger HBTs in shunt with each other, each HBT comprising two emitters. As a result, while an increase in capacity of p-n junction between an emitter layer and a base layer of the driver stage is prevented, thermal nonuniformity arising in the output stage is minimized. Thus, a power amplifier as a whole is configured with high thermal stability without deterioration of a high-frequency characteristic of the power amplifier.

Description

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to a high-frequency semiconductor device, and more particularly, to an improvement in thermal stability of a multi-finger heterojunction bipolar transistor.

[0003] 2. Description of the related Art

[0004] Miniaturization is an important factor in promoting proliferation of portable terminals such as portable cellular phones. A high-output power amplifier has become a key part of a recent portable terminal.

[0005] A heterojunction bipolar transistor (hereinafter simply called “HBT”) has a high current gain β. A GaAs-based HBT having an emitter made of AlGaAs and a base made of GaAs is characterized by its high speed and is widely used for a high-output power amplifier of a portable cellular phone.

[0006] In order to attain a high output, HBTs must be arranged in shunt with each other, to thereby form a multi-finger configuration. An HBT having such a multi-finger configuration will hereinafter be referred to as a “multi-finger HBT,” and individual HBTs constituting the multi-finger HBT will be called “basic HBTs.”

[0007] FIG. 8 is a plan view showing one of basic HBTs constituting a conventional high-output power amplifier.

[0008] In connection with FIG. 8, reference numeral 100 designates a basic HBT; 102 designates a collector layer; 104 designates a collector electrode; 106 designates a base layer; 108 designates a base electrode; 110 designates an emitter layer; and 112 designates an emitter electrode.

[0009] In a case where a multi-finger HBT is activated, the current gain β decreases with temperature. For this reason, in contrast with a homojunction bipolar transistor (for example, an Si bipolar transistor) whose current gain β increases with temperature, the multi-finger HBT is resistant to thermo runaway.

[0010] However, it has already been reported that, because thermal nonuniformity arises among basic HBTs 100 within the multi-finger HBT, concentrated flow of current to a certain basic HBT 100 arises, thereby inducing a rapid change in an operating current. For instance, there is a report on failure arising for this reason (IEEE Transactions on Electronic Devices, Vol. 43, No. 2, February 1996, pp. 220 to 227).

[0011] Effective countermeasure against such a rapid change in an operating current is a reduction in thermal resistance of the basic HBT 100.

[0012] Thermal resistance ΘTH is defined as ΘTH=ΔTj/ΔP, where Tj is junction temperature and P is power.

[0013] FIG. 9 is a plan view showing a basic HBT constituting another conventional high-output power amplifier.

[0014] In connection with FIG. 9, reference numeral 120 designates a basic HBT consisting of two emitters; 110a and 110b designate split emitter layers constituting an emitter layer 110 of the basic HBT 120; and 112a and 112b are split emitter electrodes constituting an emitter electrode of the basic HBT 120.

[0015] FIG. 10 is a cross-sectional view taken along line X-X shown in FIG. 9.

[0016] As shown in FIG. 10, reference numeral 122 designates a GaAs substrate.

[0017] The basic HBT 120 shown in FIGS. 9 and 10 is formed from two emitters in order to reduce the thermal resistance ΘTH.

[0018] Two types of multi-finger HBTs are prepared: namely, a multi-finger HBT which has a single emitter 112 provided between collectors 104, as does the basic HBT 100; and a multi-finger HBT which has two emitters 112 provided between collectors 104, as does the basic HBT 120. In order to examine occurrence of thermal nonuniformity, an I-V characteristic obtained when a collector voltage Vc is changed while a base current is maintained constant is obtained as a base current parameter.

[0019] FIG. 11 is a graph showing the I-V characteristic of a multi-finger HBT using the basic HBT 100 made of a single emitter. FIG. 12 is a graph showing the I-V characteristic of a multi-finger HBT using the basic HBT 120 made of two emitters.

[0020] As shown in FIGS. 11 and 12, a gradual reduction arises in an electric current within a range of small power dissipation; i.e., a range of Vc<6-volts or thereabouts, because negative feedback is applied from a power source to the HBTs 100 and 120 for reasons of temperature characteristics of current gain β of the basis HBT. In terms of such a characteristic, no difference is present between the multi-finger HBT using the basic HBT 100 made of a single emitter and the multi-finger HBT using the basic HBT 120 made of two emitters.

[0021] However, within a range of large power dissipation; i.e., a range of Vc=6V or greater, the basic HBT 100 comprising a single emitter causes breakdown of a collector current Ic at a voltage Vc lower than that at which the basic HBT 120 comprising two emitters causes breakdown of the collector current Ic. In other words, the basic HBT 100 causes breakdown of the collector current Ic in a range of power dissipation lower than that in which the basic HBT 120 causes breakdown of the collector current Ic. Broken lines Al shown in FIG. 11 designate a boundary within which concentration of electric current on to the basic HBT 100 arises under the foregoing conditions. Broken lines A2 shown in FIG. 12 designate a boundary within which concentration of electric current onto the basis HBT 120 arises under the foregoing conditions. The broken lines A2 shown in FIG. 12 are clearly shifted toward a higher Vc range than the broken lines Al shown in FIG. 11.

[0022] Separating an emitter to be provided between collectors into a plurality of pieces is effective for preventing occurrence of thermal nonuniformity in basic HBTs.

[0023] However, if an emitter is formed in the form of a plurality of pieces, an area for separation must be ensured between the emitter electrodes 112a and 112b. The area of a junction between the base layer 106 and the collector layer 102 becomes large, thereby increasing the capacity of a p-n junction. An increase in the capacity of the p-n junction deteriorates a high-frequency characteristic of a semiconductor device, thereby resulting in a decrease in gain.

[0024] Japanese Patent Application Laid-Open No. 102916/1999 describes a bipolar transistor which comprises a plurality of single emitters and in which first stages of a multi-stage amplifier are connected in shunt with each other. Further, there is described proper use of a bipolar transistor of single emitter structure and a bipolar transistor of multi-emitter structure, as appropriate. However, none of the transistors correspond to a heterojunction silicon transistor.

SUMMARY OF THE INVENTION

[0025] The present invention has been conceived to overcome such a drawback and is aimed at providing a high-frequency semiconductor device having an amplifier circuit, which amplifier minimizes deterioration of a high-frequency characteristic and attains high thermal stability.

[0026] According to one aspect of the present invention, a high-frequency semiconductor device comprises a first portion of an amplifier circuit and a second portion of the amplifier circuit, which amplifies a signal output from the first portion. The first portion of an amplifier circuit is formed by means of connecting a plurality of first bipolar transistors having a hetero-junction structure in shunt with each other and is provided on a first semiconductor substrate. The second portion of the amplifier circuit is formed by means of connecting a plurality of second bipolar transistors having a hetero-junction structure in shunt with each other and being provided on a second semiconductor substrate. Further, each of the second bipolar transistors has a larger number of emitter electrodes than do the first bipolar transistor.

[0027] Accordingly, a high-frequency semiconductor device according to the present invention is advantageous in that an increase in the capacity of a p-n junction between the base layer and the collector layer of each of transistors provided in a front stage of an amplifier circuit is prevented, and that occurrence of non-uniform operations of transistors provided in a subsequent stage of an amplifier circuit having great output power can be prevented. By extension, there can be constituted a high-frequency semiconductor device which minimizes deterioration of a high-frequency characteristic and has high thermal reliability.

[0028] Other objects and advantages of the invention will become apparent from the detailed description given hereinafter. It should be understood, however, that the detailed description and specific embodiments are given by way of illustration only since various changes and modifications within the scope of the invention will become apparent to those skilled in the art from this detailed description.

BRIEF DESCRIPTION OF THE DRAWINGS

[0029] FIG. 1 is a circuit diagram showing a power amplifier according to the present invention.

[0030] FIG. 2 is a circuit diagram showing a single transistor constituting the driver stage of the power amplifier according to the present invention.

[0031] FIG. 3 is a plan view showing one of the transistors constituting the driver stage of the power amplifier according to the present invention.

[0032] FIG. 4 is across-sectional view taken along line IV-IV shown in FIG. 3.

[0033] FIG. 5 is a circuit diagram showing one of the transistors constituting the output stage of the power amplifier according to the present invention.

[0034] FIG. 6 is a plan view showing one of the transistors constituting the output stage of the power amplifier according to the present invention.

[0035] FIG. 7 is a cross-sectional view taken along line VII-VII shown in FIG. 6.

[0036] FIG. 8 is a plan view showing one of basic HBTs constituting a conventional high-output power amplifier.

[0037] FIG. 9 is a plan view showing a basic HBT constituting another conventional high-output power amplifier.

[0038] FIG. 10 is a cross-sectional view taken along line X-X shown in FIG. 9.

[0039] FIG. 11 is a graph showing the I-V characteristic of a multi-finger HBT using the basic HBT made of a single emitter.

[0040] FIG. 12 is a graph showing the I-V characteristic of a multi-finger HBT using the basic HBT made of two emitters.

[0041] In all figures, the substantially same elements are given the same reference number.

DESCRIPTION OF THE PREFERRED EMBODIMENT

[0042] The following embodiment describes a multi-stage power amplifier for example. The present embodiment describes a power amplifier comprising a driver stage and a output stage. The driver stage is formed into a multistage multi-finger HBT in which basic HBTs having a single emitter are connected in shunt with each other. The output stage is formed into a single stage multi-finger HBT in which basic HBTs having two emitters are connected in shunt with each other. While an increase in the capacity of a p-n junction between an emitter layer and a base layer of the driver stage is prevented, thermal non-uniformity arising in the output stage is diminished. In turn, thermal stability of the power amplifier is enhanced without deterioration of a high-frequency characteristic of the power amplifier.

[0043] FIG. 1 is a circuit diagram showing a power amplifier according to the present embodiment.

[0044] In connection with FIG. 1, reference numeral 10 designates a multi-stage power amplifier; 12 designates a driver stage of a first portion of the power amplifier 10; 121 designates a first transistor of the driver stage 12; and 12n designates an nth transistor of the driver stage 12. Transistors 121 through 12n are connected in series.

[0045] Reference numeral 14 designates an output stage serving as a second portion of the power amplifier 10. The output stage 14 is formed from a single output transistor 141.

[0046] FIG. 2 is a circuit diagram showing a single transistor constituting the driver stage 12 of the power amplifier 10; for example, a first transistor 121.

[0047] In connection with FIG. 2, section A denotes a basic HBT 121a. The basic HBT 121a corresponds to a single emitter HBT made of a single emitter electrode.

[0048] The first transistor 121 is formed by means of connecting a plurality of basic HBTs 121a in shunt with each other. The gate electrode of the first transistor 121 is connected to an input terminal T1, and the collector electrode of the first transistor 121 is connected to an output terminal T2. Further, the emitter electrode of the first transistor 121 is grounded.

[0049] FIG. 3 is a plan view showing one of the transistors constituting the driver stage 12 of the power amplifier 10; for example, the first transistor 121. Section A enclosed by dotted lines shown in FIG. 3 designates the basic HBT 121a serving as a first bipolar transistor. Further, FIG. 4 is a cross-sectional view taken along line IV-IV shown in FIG. 3.

[0050] In connection with FIGS. 3 and 4, reference numeral 20 designates a collector layer which is formed from an n+-GaAs layer with an impurity doping level of 2×1016 cm3 or thereabouts and has a thickness of about 10000 angstroms. Reference numeral 22 designates a collector electrode.

[0051] Reference numeral 24 designates a base layer which is laid on the surface of the collector layer 20 and is provided between two collector electrodes 22. The base layer 24 is formed from a p+-GaAs layer with an impurity doping level of 5×1019 cm−3 or thereabouts and has a thickness of about 1000 angstroms. Reference numeral 26 designates a base electrode laid on the surface of the base layer 24.

[0052] Reference numeral 28 designates an emitter layer which is laid on the surface of the base layer 24 so as to become provided between the two base electrodes 26. The emitter layer 28 is formed from an n-AlGaAs layer with an impurity doping level of 2×1017 cm−3 or thereabouts and has a thickness of about 700 angstroms. Reference numeral 30 designates an emitter electrode laid on the surface of the emitter layer 28.

[0053] In the HBT, the emitter layer is formed from a semiconductor, in which semiconductor the band gap of an emitter layer is wider than that of the base layer, by means of a heterojunction. The presence of a heterojunction prevents reverse injection of positive holes from the base electrode to the emitter electrode, thereby attaining a high current gain β.

[0054] As shown in FIG. 4, reference numeral 32 designates a GaAs substrate serving as a first semiconductor substrate, and the collector layer 20 is laid on the surface of the GaAs substrate 32. Reference numeral 34 designates an isolator for isolating the basic HBT 121a. The isolator 34 is formed by means of implantation of H+ ions. The isolator 34 extends from the surface of the collector layer 20 to the GaAs substrate 32 by means of penetration of the collector layer 20.

[0055] FIG. 5 is a circuit diagram showing one of the transistors constituting the output stage 14 of the power amplifier 10. Here, the circuit diagram shows an output transistor 141.

[0056] Section A enclosed by chain lines shown in FIG. 5 denotes a basic HBT 141a. The basic HBT 141a is a multi-emitter HBT made of two emitter electrodes.

[0057] The output transistor 141 is constituted by means of connecting a plurality of basic HBTs 141a in shunt with each other. The gate electrode of the output transistor 141 is connected to an input terminal T3, and the collector electrode of the output transistor 141 is connected to an output terminal T4. The emitter electrode of the output transistor 141 is grounded.

[0058] FIG. 6 is a plan view showing one of the transistors constituting the output stage 14 of the power amplifier 10. Here, FIG. 6 shows the output transistor 141. Section A enclosed by chain lines shown in FIG. 6 denotes a basic HBT 141a serving as a second bipolar transistor. Further, FIG. 7 is a cross-sectional view taken along line VII-VII shown in FIG. 6.

[0059] As shown in FIGS. 6 and 7, the emitter layer 28 is divided into emitter layers 28a and 28b. An emitter electrode 30a is laid on the surface of the emitter layer 28a, and an emitter electrode 30b is laid on the surface of the emitter layer 28b. The HBT 141a is identical with the basic HBT 121 in terms of materials and thickness of respective layers constituting the HBT, except that more one of the base electrode 26 is provided between the emitter layers 28a and 28b. Reference numeral 36 designates a GaAs substrate serving as a second semiconductor substrate.

[0060] In FIGS. 6 and 7, those reference numerals which are the same as those shown in FIGS. 3 and 4 designate the same or corresponding elements.

[0061] Needless to say, the design of a basic HBT or the number of HBTs may be determined as appropriate, except that the number of emitters of a basic HBT provided in the output stage 14 is made larger than the number of emitters of a basic HBT provided in the driver stage 12.

[0062] As shown in FIGS. 6 and 7, two emitter layers 28a and 28b are laid on the surface of the base layer 24 so as to be provided between three base electrodes 26 laid on the surface of the base layer 24 in a staggered arrangement. An emitter electrode 30a is laid on the surface of the emitter layer 28a, and an emitter electrode 30b is laid on the surface of the emitter layer 28b. The basic HBT 141a is isolated by the isolator 34.

[0063] One of the base electrode 26 is interposed between the emitter layers 28a and 28b for reducing the resistance of the base.

[0064] In order to produce output power of 1 W, the power amplifier 10 requires a total emitter area of 3000 m2 or more. Provided that an emitter assumes a total area of 3000 μm and the basic HBT has an emitter area of 80 μm2, the output transistor 141 is formed by means of connecting 38 HBTs 141a in shunt with each other, each basic HBT 141a having an emitter layer divided into two emitter electrodes 30a and 30b.

[0065] As described by reference to FIGS. 11 and 12, the HBT having two emitters is less susceptible to breakdown of a collector current than is the HBT having a single emitter. For this reason, concentration of an electric current is less likely to arise in the output transistor 141 constituted by means of connecting a plurality of basic HBTs 141a in shunt with each other. Accordingly, the output stage 14 can prevent occurrence of thermally-nonuniform operation between the basic HBTs 141a.

[0066] The power output from the driver stage 12 is determined by the power gain of the output transistor 141 provided on the output stage 14. In a case where the output transistor 141 has a power gain of 10 dB or thereabouts, the driver stage 12 must have output power exceeding one-tenth that of the output transistor 141. In short, the driver stage 12 must have an output power of 100 mW or more.

[0067] Since desired output power of each of the transistors 121 to 12n provided in the driver stage 12 is small, each transistor can be constituted by means of connecting only five to eight basic HBTs in shunt with each other.

[0068] As mentioned above, the basic HBTs constituting each of the transistors provided in the driver stage 12 are considerably smaller in number than are the basic HBTs constituting an output transistor. Therefore, thermally-nonuniform operation is less likely to arise between basic HBTs.

[0069] Consequently, prevention of occurrence of thermally-nonuniform operation between basic HBTs can be made feasible, thereby obviating a further necessity of employing a multi-emitter structure which involves deterioration of a high-frequency characteristic, which would otherwise be caused by an increase in the area of a p-n junction and an increase in the capacity of the p-n junction. For this reason, basic HBTs constituting each of the first transistor 121 to the nth transistor 12n of the driver stage 12 may be embodied by the basic HBT 121a of single emitter structure, thereby preventing deterioration of a high-frequency characteristic.

[0070] In the power amplifier 10 according to the present embodiment, basic HBTs constituting each of the nth transistor 12n of the driver stage 12 are embodied by the basic HBT 121a of single emitter structure. Further, the output transistor 141 provided on the output stage 14 is constituted by means of connecting a plurality of basic HBTs 141a of multi-emitter structure in shunt with each other. As a result, concentration of an electric current becomes unlikely to arise in the output stage 14, thereby preventing occurrence of thermally non-uniform operation between the basic HBTs. On the driver stage in which thermally non-uniform operations are less likely to arise between basic HBTs, a transistor provided on a driver stage is constituted of HBTs of single emitter structure, thereby preventing deterioration of high-frequency characteristic of the power amplifier. In terms of the power amplifier as a whole, occurrence of a thermally non-uniform operation between basic HBTs is prevented, and deterioration of a high-frequency characteristic of the power amplifier is prevented.

[0071] Further, there is employed a heterojunction structure made of GaAs and AlGaAs. GaAs material has higher electron mobility than does Si, thereby embodying a faster bipolar transistor.

[0072] As a result of a driver stage being made of the same substrate as that of an output stage, there can be embodied a compact high-performance amplifier.

[0073] In the previous embodiment, the driver stage is embodied as a multi-finger HBT made up of basic HBTs of single emitter structure, and the output stage is embodied as a multi-finger HBT made up of basic HBTs of multi-emitter structure. However, the driver stage and the output stage are not necessarily limited to these structures. Depending on power gain, a front stage may be simply formed into a multi-finger HBT made of basic HBTs of single emitter structure, and a subsequent stage may be simply formed into a multi-finger HBT made of basic HBTs of multi-emitter structure.

[0074] Alternatively, a power amplifier may be constituted such that a driver stage and an output stage are formed into a multi-finger HBT made of basic HBTs of multi-emitter structure and such that the number of emitters of each basic HBT provided in the output stage is made greater than that of each basic HBT provided in the driver stage.

[0075] The high-frequency semiconductor device according to the present invention has the foregoing structure and yields the following advantages.

[0076] Specifically, the high-frequency semiconductor device comprises

[0077] a first portion of an amplifier circuit which is embodied by means of connecting a plurality of first bipolar transistors in shunt with each other and is provided on a first semiconductor substrate, each of the first bipolar transistors having a heterojunction structure; and

[0078] a second portion of the amplifier circuit which amplifies a signal output from the first portion, has a heterojunction structure, is formed by means of connecting a plurality of second bipolar transistors in shunt with each other, and is provided on a second semiconductor substrate, each of the second bipolar transistors having a larger number of emitter electrodes than do the first bipolar transistor. As a result, while an increase in the capacity of a p-n junction between the base layer and the collector layer of each of transistors provided in a front stage of an amplifier circuit is prevented, occurrence of nonuniform operations of transistors provided in a subsequent stage of an amplifier circuit having great output power can be prevented. By extension, there can be constituted a high-frequency semiconductor device which minimizes deterioration of a high-frequency characteristic and has high thermal reliability.

[0079] Preferably, the first portion of the amplifier circuit corresponds to a driver stage, and the second portion of the amplifier circuit corresponds to an output stage. As a result, while an increase in the capacity of a p-n junction between the base layer and the collector layer of each transistor provided in a driver stage of an amplifier circuit is prevented, occurrence of nonuniform operations of transistors provided in an output stage of an amplifier circuit having the highest output power can be prevented. By extension, there can be constituted a high-frequency semiconductor device which minimizes deterioration of a high-frequency characteristic and has effectively-enhanced thermal reliability.

[0080] Preferably, the emitter layer of the bipolar transistor is formed from AlGaAs, and the base layer is formed from GaAS. Hence, the bipolar transistor enables high-speed operation. Consequently, there can be constituted a high-frequency semiconductor device having superior high-speed performance and high thermal reliability.

[0081] Preferably, the first semiconductor and the second semiconductor are integrally formed into a single piece. Therefore, the amplifier circuit can be made compact. In turn, there can be constituted a compact high-frequency semiconductor device.

[0082] While the presently preferred embodiments of the present invention have been shown and described. It is to be understood these disclosures are for the purpose of illustration and that various changes and modifications may be made without departing from the scope of the invention as set forth in the appended claims.

[0083] The entire disclosure of a Japanese Patent Application No. 2000-261329, filed on Aug. 30, 2000 including specification, claims, drawings and summary, on which the Convention priority of the present application is based, are incorporated herein by reference in its entirety.

Claims

1. A high-frequency semiconductor device comprising: a first portion of an amplifier circuit which is formed by means of connecting a plurality of first bipolar transistors in shunt with each other and is provided on a first semiconductor substrate, each of the first bipolar transistors having a heterojunction structure; and a second portion of the amplifier circuit which amplifies a signal output from the first portion, the second portion of the amplifier circuit being formed by means of connecting a plurality of second bipolar transistors in shunt with each other and being provided on a second semiconductor substrate, each of the second bipolar transistors having a heterojunction structure and having a larger number of emitter electrodes than do the first bipolar transistor.

2. The high-frequency semiconductor device according to claim 1, wherein the first portion of the amplifier circuit corresponds to a driver stage, and the second portion of the amplifier circuit corresponds to an output stage.

3. The high-frequency semiconductor device according to claim 1, wherein the emitter layer of the bipolar transistor is formed from AlGaAs, and the base layer is formed from GaAs.

4. The high-frequency semiconductor device according to claim 2, wherein the emitter layer of the bipolar transistor is formed from AlGaAs, and the base layer is formed from GaAs.

5. The high-frequency semiconductor device according to claims 1, wherein the first semiconductor substrate and the second semiconductor substrate are integrally formed into a single piece.

6. The high-frequency semiconductor device according to claims 2, wherein the first semiconductor substrate and the second semiconductor substrate are integrally formed into a single piece.

7. The high-frequency semiconductor device according to claims 3, wherein the first semiconductor substrate and the second semiconductor substrate are integrally formed into a single piece.

8. The high-frequency semiconductor device according to claims 4, wherein the first semiconductor substrate and the second semiconductor substrate are integrally formed into a single piece.