This Non-provisional application claims priority under 35 U.S.C. §119(a) on Patent Application No. 2007-222684 filed in Japan on Aug. 29, 2007, the entire contents of which are hereby incorporated by reference.
1. Field of the Invention
The present invention relates to a technique of controlling a plurality of memory cards using a single host controller in a host apparatus having a plurality of card slots.
2. Description of the Related Art
In recent years, as the capacities of memory cards (hereinafter simply referred to as “cards” as appropriate) have been increased, apparatuses that continuously transmit or receive a large amount of data to or from a memory card have been appeared, including a digital camcorder capable of directly writing high-image-quality recorded data into a memory card, and the like. In such apparatuses, for example, when a memory card is full of recorded data, data can no longer be saved or recording can no longer be performed unless the memory card is manually replaced with another memory card. For apparatuses, such as particularly a surveillance camera and the like, in which the continuity of recording is required and no interruption is accepted, it is essentially necessary to write and save recorded data into memory cards without interruption. This can be simply achieved by providing a buffer memory having a large capacity for temporarily storing recorded data, which is significantly disadvantageous in terms of cost.
To solve this problem, a plurality of card slots may be provided in an apparatus. Thereby, while a write operation is being performed with respect to a memory card in one of the slots, card replacement can be performed in another slot. In other words, if a memory card is inserted in at least one of the slots, a destination to which recorded data is written can be secured all the time.
However, a host controller can typically handle and control only one slot, e.g., can issue a command only to one memory card. Therefore, when a plurality of card slots is provided in an apparatus, the same number of host controllers as the number of slots need to be provided, where one host controller is dedicated to control one slot. However, when a plurality of host controllers are provided, the area of a chip is increased in addition to an increase of the cost of the host controllers themselves, which is significantly disadvantageous in terms of cost.
To solve this problem, Japanese Unexamined Patent Application Publication No. 2006-24217 discloses a host apparatus that comprises means for handling a plurality of card slots using a single host controller. Specifically, a selector for switching slots to which the host controller is to be connected is provided. The selector is operated with appropriate timing to switch the slots, so that a plurality of memory cards inserted in the slots can be simultaneously used without replacement. Thereby, a plurality of slots can be controlled without providing a plurality of host controllers, so that, even if a memory card is full, data can be continuously written into another memory card that is previously inserted in another slot.
However, the above-described conventional technique has the following problems.
In general, a memory card cannot be used immediately after being inserted into a slot. The memory card needs to be initialized, i.e., a plurality of commands for initialization need to be issued to the memory card in accordance with a predetermined sequence. Further, a process of reading a file allocation table (FAT) and the like need to be performed. Only after these processes are performed, data can be written into the memory card. Therefore, writing is interrupted during card initialization and FAT reading, which are performed after a memory card becomes full and before another memory card gets ready for writing.
Even if a memory card to be next used is initialized before a currently used memory card becomes full, but not immediately before writing, writing is interrupted. This is because a plurality of memory cards cannot be simultaneously accessed in the above-described conventional technique, and therefore, writing to a memory card and initialization of another memory card cannot be simultaneously performed. Similarly, reading needs to be interrupted.
In other words, in the above-described conventional technique, interruption of writing can be avoided during replacement of a memory card, but interruption of writing cannot be avoided until a new memory card gets ready for writing. Note that, in the case of an SD (Secure Digital) card, it takes about one second to initialize the card. Taking a FAT reading process into consideration as well, it takes at least about three seconds for the card to get ready for writing. Therefore, a large-capacity buffer memory capable of saving 3-second data needs to be provided.
An object of the present invention is to provide a host apparatus for controlling a plurality of card slots using a single host controller, in which the size of a buffer memory for saving data that is used during interruption of writing or reading when memory cards are switched, is reduced as compared to the conventional art.
The present invention provides a host apparatus comprising a host controller, a plurality of card slots into each of which a memory card can be inserted, and a slot switching section provided between the host controller and the plurality of card slots and for switching a connection destination of a signal line from the host controller, between the plurality of card slots, in accordance with an instruction from the host controller, thereby switching card slots to be a control target. The host controller can divide a preliminary process for writing to or reading out from a memory card inserted in the card slot, into a plurality of unit processes for execution. The host controller, when a new memory card is inserted into a second card slot while writing or reading is being performed with respect to a memory card inserted in a first card slot, repeatedly performs a new-card preliminary division process including the steps of (a) switching the control target from the first card slot to the second card slot using the slot switching section, (b) executing a unit process of the preliminary process with respect to the new memory card, and (c) switching the control target from the second card slot to the first card slot using the slot switching section.
According to the present invention, the host controller can divide a preliminary process for wiring or reading with respect to a memory card, into a plurality of unit processes for execution. While writing or reading is being performed with respect to a memory card, a new-card preliminary division process of executing one unit process of the preliminary process with respect to a new memory card is repeatedly executed. Therefore, writing or reading with respect to the memory card and one unit process of the preliminary process with respect to the new memory card are alternately executed. Thereby, the write or read interrupt time due to the preliminary process with respect to the new memory card can be divided and distributed, so that each write or read interrupt time division can be reduced. Therefore, the size of a buffer memory for saving data that is used during interruption of writing or reading when memory cards are switched, can be significantly reduced as compared to the conventional art.
Also, in the host apparatus of the present invention, the slot switching section may include a control selector for switching a connection destination of a control signal line from the host controller, between the plurality of card slots, and a data transfer selector for switching a connection destination of a data transfer signal line from the host controller, between the plurality of card slots. The control selector and the data transfer selector can perform a switching operation independently of each other. In the new-card preliminary division process executed by the host controller, it may be assumed that the unit process in step (b) does not involve data transfer. In this case, in step (a), while the connection destination of the data transfer signal line may be maintained as the first card slot by the data transfer selector, the connection destination of the control signal line may be switched from the first card slot to the second card slot by the control selector. In step (c), the connection destination of the control signal line may be switched from the second card slot to the first card slot by the control selector.
According to the present invention, in the slot switching section, the control selector for switching the connection destinations of the control signal line, and the data transfer selector for switching the connection destinations of the data transfer signal line, can perform the switching operations independently of each other. In the new-card preliminary division process, when a unit process executed does not involve data transfer, the connection destinations of the data transfer signal line are not switched and only the connection destinations of the control signal line are switched. Thereby, while a unit process that does not involve data transfer is being executed, writing or reading with respect to a memory card can be continued, so that the write or read interrupt time can be reduced. Therefore, the access efficiency can be significantly improved.
According to the present invention, the write or read interrupt time due to the preliminary process with respect to a new memory card is divided and distributed, so that each write or read interrupt time division can be reduced. Therefore, the size of a buffer memory for saving data that is used during interruption of writing or reading when memory cards are switched can be significantly reduced as compared to the conventional art.
According to the present invention, while a unit process that does not involve data transfer is being executed, writing or reading with respect to a memory card can be continued, so that the write or read interrupt time can be reduced. Therefore, the access efficiency can be significantly improved.
Hereinafter, a best mode for carrying out the present invention will be described with reference to the accompanying drawings.
The host controller 11 and the selector 13 are connected to each other via a CMD line 21 that is a signal line for controlling a card, a DAT line 22 that is a signal line for transferring data, and a SEL line 23 that is a signal line for controlling the selector 13. The selector 13 and the card slot 12a are connected to each other via a CMD line 21a and a DAT line 22a. The selector 13 and the card slot 12b are connected to each other via a CMD line 21b and a DAT line 22b. A CLK line 24 that is a clock signal line directly connects the host controller 11 and the card slots 12a and 12b.
The host controller 11 can control a signal on the SEL line 23 so as to switch the connection destination of the CMD line 21 to any one of the CMD line 21a and the CMD line 21b. In this case, the selector 13 also switches the connection destination of the DAT line 22, between the DAT line 22a and the DAT line 22b, so that the CMD line 21 and the DAT line 22 are invariably connected to the same card slot.
When the memory card 30a is inserted into the card slot 12a, the CMD line 21a, the DAT line 22a and the CLK line 24 are all connected to corresponding pins of the memory card 30a. Similarly, when the memory card 30b is inserted into the card slot 12b, the CMD line 21b, the DAT line 22b and the CLK line 24 are all connected to corresponding pins of the memory card 30b.
Note that it is assumed that the presence or absence of a memory card can be independently detected in each card slot all the time irrespective of the state of the SEL line 23. For example, the host controller 11 is configured so that an interrupt occurs when a memory card is inserted into a card slot. Alternatively, the host controller 11 detects insertion of a memory card into a card slot by polling.
An operation of the thus-configured host apparatus 10 will be described with reference to a flowchart shown in
Note that the host controller 11 is assumed to be able to divide a preliminary process for writing to a memory card inserted in a card slot into a plurality of unit processes for execution. It is here assumed that the preliminary process is a process of initializing a memory card and the unit processes each correspond to one command. In
(S101) A write command is issued to the card 1, and recorded data is written into the card 1. Note that, in this case, all recorded data saved in the buffer memory is written into the card 1.
(S102) It is checked whether or not the card 2 has been inserted. If the card 2 has been inserted, it is checked whether or not the card 2 has been initialized. If the card 2 has not been inserted or the card 2 has been initialized, step S106 is performed.
(S103) If the card 2 has not been initialized in step S102, the connection destination of the signal lines is switched to the card slot 12b by controlling the selector 13 by changing a signal on the SEL line 23. In other words, the host controller 11 switches a control target from the card slot 12a to the card slot 12b by the selector 13.
(S104) A single appropriate initialization command is issued to the card 2 with reference to the initialized state of the card 2, such as an immediately previously issued initialization command or the like. Note that, during this time, writing to the card 1 is interrupted.
(S105) The connection destination of the signal lines is switched to the card slot 12a by operating the selector 13 by changing a signal on the SEL line 23. In other words, the host controller 11 switches a control target from the card slot 12b to the card slot 12a by the selector 13.
(S106) It is checked whether or not the card 1 is full. If free space still exists in the card 1, the process returns to step S101 and writing is continued.
(S107) When it is determined in step S106 that the card 1 is full, the connection destination of the signal lines is switched to the card slot 12b by operating the selector 13 by changing a signal on the SEL line 23.
(S108) It is checked whether or not the card 2 has been initialized. Note that if the card 2 has not been inserted, the process is stopped.
(S109) If it is determined in step S108 that the card 2 has not been initialized, the initialization process of the card 2 is completed.
(S110) After execution of step S109, or when it is determined in step S108 that the card 2 has been initialized, a write command is issued to the card 2, and recorded data is written into the card 2. Note that a FAT reading process and the like are actually required before writing.
Note that, in the case of an SD card, ACMD41, which is an initialization command, is normally repeatedly issued with the signal lines being connected while BUSY cancellation from the card is waited for. By contrast, in this embodiment, after ACMD41 is issued (S104), connection is switched to the card slot 12a (S105), connection is switched back to the card slot 12b (S103), and ACMD41 is issued (S104).
It will be here discussed how much the buffer memory can be reduced by the technique of this embodiment under assumptions described below. Note that a memory card is assumed to be an SD card.
<Assumptions>
(1) The rate of writing to the card is 2 MB/sec.
(2) The rate of recorded data is 1.5 MB/sec.
(3) The maximum time required for the whole card initialization is 2 sec.
(4) The maximum data transfer size during card initialization is 512 Bytes.
(5) The maximum time required for reading of a FAT is 3 sec.
(6) The clock to the card is 25 MHz.
(7) The bus width of data transfer with respect to the card is 4 bits.
(8) Only one card is ready for writing of data before start of recording, i.e., FAT reading and the like have been completed for the card.
(9) A sufficient time before a card to which writing is being performed becomes full, another card is inserted into another card slot.
Firstly, the size of a buffer memory required for a conventional case is calculated. As shown in
2 sec+3 sec=5 sec (1).
According to assumption (2), the rate of recorded data is 1.5 MB/sec. Therefore, data produced in 5 sec is 7.5 MB by:
1.5 MB/sec×5 sec=7.5 MB (2).
Typically, the size of a buffer memory needs to be enough even when the maximum time is consumed. Therefore, the size of a buffer memory required by a conventional host apparatus is 7.5 MB.
Next, the size of a buffer memory required for this embodiment is calculated. In this embodiment, as shown in
512 Bytes×8÷4 bits÷25 MHz=0.00004 sec (3).
According to assumption (2), the rate of recorded data is 1.5 MB/sec. Therefore, the amount of data generated in 0.00004 sec is 0.00006 MB by:
1.5 MB/sec×0.00004 sec=0.00006 MB (4).
Also, only a FAT reading process is required when cards are switched, i.e., after the card 1 becomes full and until writing to the card 2 is started. According to assumption (5), the maximum time required for this process is 3 sec. According to assumption (2), the rate of recorded data is 1.5 MB/sec. Therefore, the amount of data generated in 3 sec is 4.5 MB by:
1.5 MB/sec×3 sec=4.5 MB (5).
The buffer memory needs to have a size corresponding to the larger one of the above-described amounts. Therefore, according to expressions (4) and (5), the required size of the buffer memory is 4.5 MB.
As described above, by using the technique of this embodiment, the required size of the buffer memory is reduced from 7.5 MB to 4.5 MB. Thus, a decrease in buffer memory size is 3 MB by:
7.5 MB−4.5 MB=3 MB (6).
As described above, according to this embodiment, the host controller 11 can divide the initialization process of writing to a memory card into unit processes each corresponding to a command, for execution. While writing to a memory card is being performed, a new-card preliminary division process of performing an initialization process corresponding to one command is repeatedly executed with respect to a new memory card. Therefore, writing to a memory card and a one-command initialization process of a new memory card are alternately executed. Thereby, the write interrupt time involved with initialization of a new memory card is divided and distributed, so that each write interrupt time division can be reduced. Therefore, the size of a buffer memory for saving data that is used during interruption of writing when memory cards are switched can be significantly reduced as compared to the conventional art.
The host controller 41 and the CMD selector 43a are connected to each other via a CMD line 21 and a SEL line 53a that is a signal line for controlling the selector 43a. The CMD selector 43a and the card slot 12a are connected to each other via a CMD line 21a, and the CMD selector 43a and the card slot 12b are connected to each other via a CMD line 21b. Similarly, the host controller 41 and the DAT selector 43b are connected to each other via a DAT line 22 and a SEL line 53b that is a signal line for controlling the selector 43b. The DAT selector 43b and the card slot 12a are connected to each other via a DAT line 22a, and the DAT selector 43b and the card slot 12b are connected to each other via a DAT line 22b. A CLK line 24 directly connects the host controller 41 and the card slots 12a and 12b.
The host controller 41 can switch the connection destination of the CMD line 21 to any one of the CMD line 21a and the CMD line 21b by operating a signal on the SEL line 53a. The host controller 41 can also switch the connection destination of the DAT line 22 to any one of the DAT line 22a and the DAT line 22b by operating a signal on the SEL line 53b. Note that the operation of a signal on the SEL line 53a and the operation of a signal on the SEL line 53b can be performed with separate timing.
When the memory card 30a is inserted into the card slot 12a, the CMD line 21a, the DAT line 22a and the CLK line 24 are all connected to corresponding pins of the memory card 30a. Similarly, when the memory card 30b is inserted into the card slot 12b, the CMD line 21b, the DAT line 22b and the CLK line 24 are all connected to corresponding pins of the memory card 30b.
Note that, as in Embodiment 1, it is assumed that the presence or absence of a memory card can be independently detected in each card slot all the time irrespective of the state of the SEL line.
An operation of the thus-configured host apparatus 40 will be described with reference to a flowchart shown in
Note that, as in Embodiment 1, the host controller 41 is assumed to be able to divide a preliminary process for writing to a memory card inserted in a card slot into a plurality of unit processes for execution. It is here assumed that the preliminary process is a process of initializing a memory card and the unit processes each correspond to one command. In
The operation of
(S201) A write command is issued to the card 1, and recorded data is written into the card 1. Note that, in this case, all recorded data saved in the buffer memory is written into the card 1.
(S202) It is checked whether or not the card 2 has been inserted. If the card 2 has been inserted, it is checked whether or not the card 2 has been initialized. If the card 2 has not been inserted or the card 2 has been initialized, step S206 is performed.
(S203) If it is determined in step S202 that the card 2 has not been initialized, the connection destination of the CMD line 21 is switched to the card slot 12b by operating the CMD selector 43a by changing a signal on the SEL line 53a. In this case, if an initialization command issued in step S204 is a command that does not use a DAT line, the connection destination of the DAT line 22 is maintained as the card slot 12a. On the other hand, when the initialization command issued in step S204 is a command that uses a DAT line, the connection destination of the DAT line 22 is also switched to the card slot 12b by operating the DAT selector 43b by changes a signal on the SEL line 53b.
(S204) An appropriate initialization command is issued to the card 2 with reference to the initialized state of the card 2, such as an immediately previously issued initialization command or the like. Note that if the issued initialization command is a command that does not use a DAT line, writing to the card 1 is continued without interruption during this time. On the other hand, if the issued initialization command is a command that uses a DAT line, writing to the card 1 is interrupted during this time.
(S205) The connection destination of the CMD line 21 is switched to the card slot 12a by operating the CMD selector 43a by changing a signal on the SEL line 53a. Note that, in step S203, if the connection destination of the DAT line 22 has also been switched to the card slot 12b, the connection destination of the DAT line 22 is also switched to the card slot 12a by operating the DAT selector 43b by changing a signal on the SEL line 53b.
(S206) It is checked whether or not the card 1 is full. If free space still exists in the card 1, the process returns to step S201 and writing is continued.
(S207) When it is determined in step S206 that the card 1 is full, the connection destination of the signal lines is switched to the card slot 12b by operating the SEL lines 53a and 53b.
(S208) It is checked whether or not the card 2 has been initialized. Note that if the card 2 has not been inserted, the process is stopped.
(S209) If it is determined in step S208 that the card 2 has not been initialized, the initialization process of the card 2 is completed.
(S210) After execution of step S209, or when it is determined in step S208 that the card 2 has been initialized, a write command is issued to the card 2, and recorded data is written into the card 2. Note that a FAT reading process and the like are actually required before writing of a card.
Here, it will be discussed how much a buffer memory can be reduced by the technique of Embodiment 2 under the assumptions described in Embodiment 1. In this embodiment, as shown in
As described above, according to the present invention, in the slot switching section 43, the CMD selector 43a for switching the connection destination of the CMD line and the DAT selector 43b for switching the connection destination of the DAT line can be operated independently of each other. When a unit process executed in the new-card preliminary division process does not involve data transfer, the connection destination of the DAT line is not switched and only the connection destination of the CMD line is switched. Thereby, writing to a memory card can be continued when a command that does not involve data transfer is executed, so that a write interrupt time can be reduced. Therefore, the access efficiency can be significantly improved.
Although it has been assumed in Embodiments 1 and 2 above that only the card initialization process is performed as a preliminary process that are divided into a plurality of unit processes for execution, other processes, such as a FAT reading process and the like may be similarly divided for execution. Thereby, a write interrupt time can be further reduced, so that the size of a buffer memory can be reduced.
Although it has also been assumed in Embodiments 1 and 2 above that one command is executed in each unit process, the present invention is not limited to this. For example, a plurality of commands may be executed in each unit process.
Although it has also been assumed in Embodiments 1 and 2 above that a common clock line is connected to the card slots, i.e., cannot be switched, a plurality of clock lines may be provided and switched by a selector and clock is not supplied to a card that is not connected, as with the CMD lines and the DAT lines. Note that, in this case, for the ACMD 41 of an SD card, when the card 1 is selected while waiting for BUSY cancellation of the card 2, clock is not supplied to the card 2, so that an initialization process is not executed in the card 2. Therefore, it takes a long time to complete initialization.
Although it has also been assumed in Embodiments 1 and 2 above that a memory card is an SD card, the present invention is not limited to this. For example, a similar effect is obtained for a compact flash card, a SmartMedia card, a memory stick, xD Picture card, and the like.
Although it has also been assumed in Embodiments 1 and 2 above that the new-card preliminary division process is started upon insertion of a new memory card, the present invention is not limited to this. The new-card preliminary division process may be started with any timing if it is a sufficient time before a memory card to which writing is being performed becomes full. For example, after a new memory card is inserted, when the free space of a memory card to which writing is being performed reaches a predetermined level or less, the new-card preliminary division process may be started.
Although, in Embodiment 2 above, only card initialization is considered as a process that is performed without interrupting writing to a memory card, all commands that do not use a DAT line, such as a command CMD 13 for acquiring a card status or the like, can be executed simultaneously with writing by a similar technique.
Although it has also been assumed in Embodiments 1 and 2 above that data generated in an apparatus is written into a memory card, a similar approach is applicable even when data is read out from a memory card and is used in an apparatus. Specifically, a host controller divides a preliminary process for reading a memory card inserted in a card slot into a plurality of unit processes for execution. When a new memory card is inserted during reading of the previous memory card, a new-card preliminary division process including slot switching, execution of a preliminary process corresponding to one unit process, and slot switching, is repeatedly executed. Thereby, the read interrupt time can be distributed, so that the size of a buffer memory for reading data in advance used in during interruption of reading can be reduced. This technique is, for example, useful when moving image data stored in a memory card is reproduced on a host apparatus without interruption.
Also in this case, the new-card preliminary division process may be started upon insertion of a new memory card. Alternatively, the new-card preliminary division process may be started with any timing if it is a sufficient time before the amount of data that has not yet been read out from a memory card that is being read becomes zero. For example, after a new memory card is inserted, when the amount of data that has not yet been read out from a memory card that is being read becomes a predetermined level or less, the new-card preliminary division process may be started.
Although it has also been assumed in Embodiments 1 and 2 above that the number of card slots is two, the present invention is also applicable when the number of card slots is three or more.
The present invention is applicable to a wide variety of host apparatuses that control a plurality of memory cards using a single host controller, and is particularly useful for apparatuses for recording a large amount of data, such as moving images, into a card or cards.
Number | Date | Country | Kind |
---|---|---|---|
2007-222684 | Aug 2007 | JP | national |
Number | Name | Date | Kind |
---|---|---|---|
6708230 | Shin | Mar 2004 | B2 |
6820148 | Cedar et al. | Nov 2004 | B1 |
6993601 | Minami et al. | Jan 2006 | B2 |
7069369 | Chou et al. | Jun 2006 | B2 |
7237052 | Okamoto et al. | Jun 2007 | B2 |
7360003 | Toombs et al. | Apr 2008 | B2 |
7587544 | Tang et al. | Sep 2009 | B2 |
20060010266 | Liu et al. | Jan 2006 | A1 |
20060095627 | Pinto et al. | May 2006 | A1 |
20060209196 | Ohtsuka et al. | Sep 2006 | A1 |
20070198770 | Horii et al. | Aug 2007 | A1 |
Number | Date | Country |
---|---|---|
2006-024217 | Jan 2006 | JP |
Number | Date | Country | |
---|---|---|---|
20090063742 A1 | Mar 2009 | US |