Host compatibility for host managed storage media

Information

  • Patent Grant
  • 9864529
  • Patent Number
    9,864,529
  • Date Filed
    Tuesday, January 27, 2015
    10 years ago
  • Date Issued
    Tuesday, January 9, 2018
    7 years ago
Abstract
During a startup process of a host, a request is sent to a DSD to identify storage media of the DSD. Identification information is received from the DSD before executing a driver on the host for interfacing with the DSD. The identification information identifies a first storage media of the DSD in response to the request. A second storage media is later identified using the driver.
Description
BACKGROUND

Data Storage Devices (DSDs) are often used to record data onto or to reproduce data from storage media. DSDs can include different types of storage media, such as solid-state memory (e.g., flash memory) or a rotating magnetic disk. For such storage media, the DSD may use a logical to physical mapping that maps logical addresses for data to physical addresses indicating where the data is stored on the storage media.


In the case of solid-state memory, the DSD may use an indirection system to facilitate the rewriting of data associated with a particular logical address at different physical locations on the storage media. Such an indirection system may, for example, provide for wear leveling so that the solid-state memory is more evenly used to prolong a usable life of the solid-state memory.


A disk storage media may also use an indirection system to facilitate the rewriting of data associated with a particular logical address at different physical locations on the storage media. Such an indirection system may, for example, provide for sequential writing on the disk so that tracks can be written in an overlapping pattern using Shingled Magnetic Recording (SMR) to increase the amount of data stored in a given area on the disk. In such SMR DSDs, data is generally written sequentially to avoid rewriting an overlapped track on the disk since such rewriting would also adversely affect data written in an adjacent track.


Managing sequentially written data or managing an indirection system for storage media typically requires additional processing by the DSD. Although performing such additional processing on the host side can theoretically be more efficient, proposed host side solutions often involve modifications to host software such as an Operating System (OS) that can adversely affect host software compatibility and reliability.





BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the embodiments of the present disclosure will become more apparent from the detailed description set forth below when taken in conjunction with the drawings. The drawings and the associated descriptions are provided to illustrate embodiments of the disclosure and not to limit the scope of what is claimed.



FIG. 1 is a block diagram depicting a system including a host and a Data Storage Device (DSD) according to an embodiment.



FIG. 2 is a block diagram depicting the DSD of FIG. 1 according to an embodiment.



FIG. 3A is a flowchart for a storage media identification process according to an embodiment.



FIG. 3B is a flowchart for a storage media identification process according to another embodiment.



FIG. 4A is sequence diagram for a storage media identification process according to an embodiment.



FIG. 4B is a sequence diagram for a storage media identification process according to an embodiment.



FIG. 5 is a diagram depicting the representation of a first storage media and a second storage media as separate virtual storage devices according to an embodiment.



FIG. 6 is a sequence diagram for recording a transaction according to an embodiment.





DETAILED DESCRIPTION

In the following detailed description, numerous specific details are set forth to provide a full understanding of the present disclosure. It will be apparent, however, to one of ordinary skill in the art that the various embodiments disclosed may be practiced without some of these specific details. In other instances, well-known structures and techniques have not been shown in detail to avoid unnecessarily obscuring the various embodiments.


System Overview


FIG. 1 shows system 100 according to an embodiment which includes host 101, input device 102, display device 104 and Data Storage Device (DSD) 106. System 100 can be, for example, a computer system (e.g., server, desktop, mobile/laptop, tablet, smartphone, etc.) or other electronic device such as a Digital Video Recorder (DVR). In this regard, system 100 may be a stand-alone system or part of a network, such as network 50, which can, for example, be a local or wide area network, or the Internet.


Those of ordinary skill in the art will appreciate that system 100 can include more or less than those elements shown in FIG. 1 and that the disclosed processes can be implemented in other environments


Input device 102 can be a keyboard, scroll wheel, or pointing device allowing a user of system 100 to enter information and commands to system 100, or to allow a user to manipulate objects displayed on display device 104. In other embodiments, input device 102 and display device 104 can be combined into a single component, such as a touch-screen that displays objects and receives user input.


In the embodiment of FIG. 1, host 101 includes Central Processing Unit (CPU) 108 which can be implemented using one or more processors for executing instructions including a microcontroller, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA), hard-wired logic, analog circuitry and/or a combination thereof. A processor of host 101 as referenced hereinafter can be one or more of the foregoing processors or another processor configured to perform functions described herein. CPU 108 interfaces with host bus 112. Also interfacing with host bus 112 are memory 110, input interface 115 for input device 102, display interface 116 for display device 104, Read Only Memory (ROM) 118, network interface 111, and DSD interface 119 for DSD 106. DSD interface 119 is configured to interface host 101 with DSD 106, and can interface according to a standard such as Serial Advanced Technology Attachment (SATA), PCI express (PCIe), Small Computer System Interface (SCSI), or Serial Attached SCSI (SAS).


Memory 110 can represent a volatile or Non-Volatile Memory (NVM) of host 101 that interfaces with host bus 112 to provide information stored in memory 110 to CPU 108 during execution of instructions in software programs such as DSD driver 12, Operating System (OS) 14, or application 22. More specifically, CPU 108 first loads computer-executable instructions from DSD 106 into a region of memory 110. CPU 108 can then execute the stored process instructions from memory 110. Data such as write pointers 16, zone mapping 18, command queue 20, or data to be stored in or retrieved from DSD 106 can also be stored in memory 110 so that the data can be accessed by CPU 108 during execution of software programs to the extent that such software programs have a need to access and/or modify the data.


DSD driver 12 provides a software interface for DSD 106 on host 101, and can cause CPU 108 to perform processes for managing storage media of DSD 106 as discussed below. OS 14 manages hardware and software resources of system 100 and can include, for example, a Linux OS, an Apple OS, or a Windows OS. During a startup process of host 101, OS 14 is loaded into memory 110 and executed by CPU 108.


As shown in the example of FIG. 1, memory 110 is also configured to store write pointers 16, zone mapping 18, command queue 20, file system 24, and buffer 26. As discussed in more detail below, one or more of these can be used by CPU 108 when executing DSD driver 12 to manage data stored in DSD 106. Memory 110 is also shown as storing application 22, which can include a program executed by CPU 108 that interacts with DSD driver 12 to provide information to DSD driver 12 in managing data stored in DSD 106.


If using address indirection, DSDs conventionally perform address indirection with little or no involvement from a host. However, with the increasing data capacities of DSDs, performing address indirection for storage media such as Shingled Magnetic Recording (SMR) storage media can consume a significant amount of memory and processing resources of the DSD. A host, such as host 101, typically has greater processing and memory resources than the DSD. As discussed below, shifting the performance of address indirection and other management tasks from the DSD to the host can improve an overall system performance. However, such a shift in managing the storage media from the DSD to the host can be incompatible with the way hosts usually boot up.


In more detail, a host will typically access data associated with certain fixed Logical Block Addresses (LBAs) stored in the DSD during a startup process of the host. If the host is responsible for performing address indirection, the host may not be able to properly startup if the fixed LBAs have been moved to a different physical location in the storage media and the host has not yet executed any applications needed for address indirection. Address indirection can interfere with keeping data used during the startup process (e.g., a Master Boot Record (MBR), OS boot loader files, or kernel files) at the same physical location since such data may have been previously relocated by the address indirection. In addition, modifying the data used during the startup process may involve moving the modified data to a new location or rewriting a large portion of the storage media to maintain sequential writing, as in the case of SMR storage media.


The present disclosure therefore limits the identification of storage media during a startup process of host 101 to a first storage media (e.g., Conventional Magnetic Recording (CMR) zone 152 and Solid-State Media (SSM) zone 160 shown in FIG. 2) that is more compatible with having a fixed location for data used during a startup process of host 101. A second storage media of DSD 106 that is less compatible with the startup process (e.g., SSM zone 162 and SMR zones 154 and 156 shown in FIG. 2) are later identified using DSD driver 12, which can manage the second storage media when executed by CPU 108.



FIG. 2 depicts a block diagram of DSD 106 according to an embodiment where DSD 106 is a Hard Disk Drive (HDD) with NVM including rotating magnetic disks (i.e., disks in disk pack 150). Alternatively, DSD 106 could be a Solid-State Hybrid Drive (SSHD) including both disk NVM in the form of disk pack 150 and solid-state NVM in the form of solid-state memory 128. In other embodiments, each of disk pack 150 or solid-state memory 128 may be replaced by multiple HDDs or multiple Solid-State Drives (SSDs), respectively, so that DSD 106 includes pools of HDDs and/or SSDs. In addition, other embodiments may not include one of solid-state memory 128 or disk pack 150. In yet other embodiments, DSD 106 can include any other type of NVM such as a magnetic tape.


While the description herein refers to solid-state memory generally, it is understood that solid-state memory may comprise one or more of various types of memory devices such as flash integrated circuits, Chalcogenide RAM (C-RAM), Phase Change Memory (PC-RAM or PRAM), Programmable Metallization Cell RAM (PMC-RAM or PMCm), Ovonic Unified Memory (OUM), Resistance RAM (RRAM), NAND memory (e.g., single-level cell (SLC) memory, multi-level cell (MLC) memory, or any combination thereof), NOR memory, EEPROM, Ferroelectric Memory (FeRAM), Magnetoresistive RAM (MRAM), other discrete NVM (non-volatile memory) chips, or any combination thereof.


As shown in FIG. 2, DSD 106 includes controller 120 which comprises circuitry such as one or more processors for executing instructions and can include a microcontroller, a DSP, an ASIC, an FPGA, hard-wired logic, analog circuitry and/or a combination thereof. In one implementation, controller 120 can include a System on a Chip (SoC). In addition, an SSD controller may be utilized that operates in conjunction with controller 120 for controlling operation of solid-state memory 128.


Host interface 126 is configured to interface DSD 106 with host 101 and may interface according to a standard such as, for example, PCIe, SATA, SCSI, or SAS. As will be appreciated by those of ordinary skill in the art, host interface 126 can be included as part of controller 120. Although FIGS. 1 and 2 depict the co-location of host 101 and DSD 106, in other embodiments the two need not be physically co-located. In such embodiments, DSD 106 may be located remotely from host 101 and connected to host 101 via a network interface.


In the example embodiment of FIG. 2, solid-state memory 128 includes SSM zones 160 and 162 with cells 161 and 163, respectively. Although SSM zones 160 and 162 are shown as part of solid-state memory 128, SSM zones 160 and 162 can be located in separate components in other embodiments. In one implementation, DSD driver 12 may use address indirection in accessing data from SSM zone 162 to provide wear-leveling of cells 163 so that the usage of cells 163 is more evenly distributed. On the other hand, DSD driver 12 may not use address indirection in accessing data from SSM zone 160 so that cells 161 can be generally associated with certain fixed LBAs.


In the example of FIG. 2, disk pack 150 is rotated by a spindle motor (not shown). DSD 106 also includes Head Stack Assembly (HSA) 136 connected to the distal end of actuator 130 which is rotated by Voice Coil Motor (VCM) 132 to position HSA 136 in relation to disk pack 150. Controller 120 can include servo control circuitry (not shown) to control the position of HSA 136 and the rotation of disk pack 150 using VCM control signal 34 and SM control signal 38, respectively.


Disk pack 150 comprises multiple disks that are radially aligned so as to rotate about a spindle motor. Each disk in disk pack 150 includes a number of radially spaced, concentric tracks (not shown) for storing data. HSA 136 includes multiple heads each arranged to read data from and write data to a corresponding surface of a disk in disk pack 150.


As shown in FIG. 2, disk pack 150 includes zones of tracks such as zones 152, 154, and 156. Zone 152 can include a zone of non-overlapping tracks (i.e., a CMR zone) that can be referred to as part of a first storage media that generally allows for rewriting data associated with a particular LBA in the same physical location (i.e., write-in-place). The example embodiment of FIG. 2 depicts zone 152 of the first storage media in a Middle Diameter (MD) portion of disk pack 150. In this regard, zone 152 with a lower track density may be located in an MD portion since locating a higher track density region in other portions of disk pack 150, such as an Outer Diameter (OD) or Inner Diameter (ID) portion, can result in an increased data capacity than locating the higher track density region in an MD portion. In other embodiments, the first storage media of zone 152 may be located in other portions of disk pack 150. In addition, the first storage media may include additional CMR zones on other disk surfaces of disk pack 150 and/or SSM zone 160 in solid-state memory 128.


Zones 154 and 156 can include overlapping tracks (i.e., SMR zones) that can be referred to as part of a second storage media that does not generally allow for rewriting data associated with a particular LBA in the same physical location. As with the first storage media of CMR zone 152, the second storage media of zones 154 and 156 can include additional SMR zones located on other disk surfaces of disk pack 150. The second storage media may also include one or more CMR zones and/or SSM zone 162 of solid-state memory 128. In addition, and as discussed in more detail below, zone 156 may be a zone designated as a spare zone in the second storage media for temporarily storing data.


As noted above, SMR can provide a way of increasing the amount of data that can be stored in a given area on a disk by increasing the number of Tracks Per Inch (TPI). SMR increases TPI by using a relatively wide shingle write head to overlap tracks like roof shingles. The non-overlapping portion then serves as a narrow track that can be read by a narrower read head.


Although a higher number of TPI is ordinarily possible with SMR, the overlap in tracks can create a problem when writing data since new writes to a previously overlapped track affects data written in the overlapping track. For this reason, SMR tracks are generally sequentially written to avoid affecting previously written data.


Managing sequentially written data for SMR storage media typically involves using address indirection to translate between different addressing schemes to ensure that data is sequentially written. When data is modified for a particular LBA, address indirection allows the DSD to sequentially write the modified data to a new location and remap the LBA for the data to the new location. The old version of the data at the previous location becomes obsolete or invalid data.


In some implementations, CMR zones may also use address indirection. One such example can involve using address indirection to manage data stored in a media cache where physical addresses for certain data may be redirected to a location in the media cache storing a copy of the data.


In the first storage media, zone 152 can provide a fixed physical location for storing data used during a startup process of host 101 (e.g., a fixed physical location corresponding to LBA 0 for an MBR). As discussed in more detail below, controller 120 identifies the first storage media to host 101 without identifying the second storage media before host 101 loads and executes DSD driver 12. By only identifying the first storage media during the startup process, it is ordinarily possible to avoid access of the second storage media during the startup process which may not be compatible with providing a fixed location for a particular LBA. This can also help prevent the straddling or spreading of files used during the startup process across the first and second storage media. After DSD driver 12 has loaded and is running, the second storage media can be made available to host 101 since DSD driver 12 can manage the access of the second storage media.


In addition, since the non-overlapping tracks of CMR zone 152 do not require sequential writing, CMR zone 152 can be used as a staging area for temporarily storing data such as temporary files or page files used by OS 14. In other implementations, SSM zone 160 can be used as a staging area for such temporary files.


As discussed in more detail below with reference to FIG. 6, the first storage media may be used in one example as a staging area for performing transactional writes that record data representing a series of events before completing or committing the transaction to the second storage media. After completing or committing the transaction, the data for the transaction can be copied from the first storage media to the second storage media. If the transaction is not completed or committed, the data for the transaction can be discarded or marked invalid so that the physical location storing the invalid data can be overwritten. By using the first storage media as a staging area for temporary and/or transactional writes, it is ordinarily possible to avoid performing unnecessary rewrites in the second storage media. In the case where the second storage media includes SMR zones, such unnecessary rewrites could involve rewriting an entire SMR zone to maintain sequential writing in the zone.


Although the implementations discussed above refer to CMR zone 152 and/or SSM zone 160 as being part of the first storage media and SMR zones 154 and 156 and/or SSM zone 162 as being part of the second storage media, other implementations can use different types of storage media for the first and second storage media. For example, the second storage media may include a different storage media type such as magnetic tape that is sequentially written and uses address indirection.


In the embodiment of FIG. 2, DSD 106 also includes volatile memory 140. In other embodiments, DSD 106 may use an NVM such as MRAM in place of volatile memory 140. In FIG. 2, volatile memory 140 can include, for example, a Dynamic Random Access Memory (DRAM) which can be used by DSD 106 to temporarily store data. Data stored in volatile memory 140 can include data read from NVMs (which may include disk pack 150 and solid-state memory 128), data to be written to NVMs, instructions loaded from DSD firmware 28 for execution by controller 120, and/or data used in executing DSD firmware 28. In this regard, DSD firmware 28 can be executed by controller 120 to control operation of DSD 106.


In the example of FIG. 2, volatile memory 140 is shown as storing write pointers 30 and zone mapping 32. Write pointers 30 can be used by controller 120 to keep track of a location for performing a next write in a sequentially written zone such as SMR zones 154 and 156. Write pointers 30 may also be stored in a NVM of DSD 106 such as disk pack 150 or solid-state memory 128 so that write pointers 30 are available after DSD 106 has been powered off. With reference to the embodiment of FIG. 1, CPU 108 of host 101 may also maintain or keep track of a portion of, or all of, write pointers 30 as write pointers 16 stored in memory 110 of host 101. In yet other embodiments, either of write pointers 16 stored in host 101 or write pointers 30 stored in DSD 106 can be eliminated.


Zone mapping 32 is used by controller 120 to associate zones of DSD 106 (e.g., CMR zone 152, SMR zones 154 and 156, and SSM zones 160 and 162 with logical addresses for data stored in the zones. In one implementation, zone mapping 32 can include ranges of LBAs for data stored in particular zones of DSD 106 so as to establish zone boundaries. Zone mapping 32 may also be stored in a NVM of DSD 106 such as disk pack 150 or solid-state memory 128 so that zone mapping 32 is available after DSD 106 has been powered off. With reference to the embodiment of FIG. 1, CPU 108 of host 101 may also maintain or keep track of a portion of, or all of, zone mapping 32 as zone mapping 18 stored in memory 110 of host 101. In yet other embodiments, either of zone mapping 18 stored in host 101 or zone mapping 32 stored in DSD 106 can be eliminated.


In operation, host interface 126 receives read and write commands from host 101 via host interface 126 for reading data from and writing data to NVMs such as disk pack 150 and solid-state memory 128. In response to a write command, controller 120 may buffer the data to be written in volatile memory 140.


For data to be written to disk pack 150, a read/write channel (not shown) of controller 120 may then encode the buffered data into write signal 36 which is provided to a head of HSA 136 for magnetically writing data to a disk surface of disk pack 150.


In response to a read command for data stored on a disk surface of disk pack 150, controller 120 controls a head of HSA 136 to magnetically read data stored on the surface of disk pack 150 and to send the read data as read signal 36. A read/write channel of controller 120 can then decode and buffer the data into volatile memory 140 for transmission to a host 101 via host interface 126.


For data to be stored in solid-state memory 128, controller 120 receives data from host interface 126 and may buffer the data in volatile memory 140. In one implementation, the data is then encoded into charge values for charging cells 161 or 163 of solid-state memory 128 to store the data.


In response to a read command for data stored in solid-state memory 128, controller 120 in one implementation reads current values for cells 161 or 163 in solid-state memory 128 and decodes the current values into data that can be transferred or copied to host 101. Such data may be buffered by controller 120 before transferring or copying the data to host 101 via host interface 126.


Storage Media Identification Examples


FIG. 3A is a flowchart for a storage media identification process that can be performed by CPU 108 of host 101 according to an embodiment. In block 302, CPU 108 sends a request to DSD 106 via DSD interface 119 during a startup process of host 101 to identify storage media of DSD 106. In block 304, CPU 108 receives identification information from DSD 106 via DSD interface 119. The identification information identifies a first storage media of DSD 106 (e.g., CMR zone 152 and/or SSM zone 160).


After loading and executing DSD driver 12, CPU 108 in block 306 uses DSD driver 12 to identify the second storage media of DSD 106 (e.g., SMR zones 154 and 156 and/or SSM zone 162). As discussed in more detail below with reference to the example sequence of FIG. 4A, CPU 108 may use DSD driver 12 to identify the second storage media based on the identification information received in block 304 or may send an additional request to DSD 106 to identify the second storage media of DSD 106.



FIG. 3B is a flowchart for a storage media identification process that can be performed by CPU 108 of host 101 according to another embodiment. In block 308, CPU 108 sends a request to DSD 106 via DSD interface 119 during a startup process of host 101 to identify storage media of DSD 106. In block 310, CPU 108 receives identification information from DSD 106 via DSD interface 119.


Unlike the identification process of FIG. 3A, the identification information received in block 310 of FIG. 3B identifies the first storage media (e.g., CMR zone 152 and/or SSM zone 160) as available during the startup process and identifies the second storage media (e.g., SMR zones 154 and 156 and/or SSM zone 162) as unavailable during the startup process. As discussed in more detail below with reference to FIG. 4B, in an implementation where host interface 126 uses a SCSI interface standard, the identification information can identify the first storage media as Logical Unit Number (LUN) 0 and can identify the second storage media as LUN 1. In accordance with SCSI, a device identified as LUN 0 is used to report to the host the existence of other LUNs such as LUN 1, and stores all of the data used by the host during the startup process. As a result, host 101 will only access the first storage media identified as LUN 0 during the startup process and will not access the second storage media identified as LUN 1. Other implementations may use a different standard or way of identifying the first storage media as available during the startup process and identifying the second storage media as unavailable during the startup process. In this regard, unavailable can mean that while host 101 is aware of the existence of additional storage media, host 101 must take an additional action, such as executing driver 12, before accessing the second storage media.



FIG. 4A is a sequence diagram for an example storage media identification process in keeping with the embodiment of FIG. 3A. As shown in FIG. 4A, host 101 begins by performing a startup process which may take place after powering on host 101 or restarting host 101. In one implementation, host 101 may first load a Basic Input/Output System (BIOS) stored in ROM 118 or another NVM of host 101 (e.g., flash memory) which directs CPU 108 to check for storage devices via DSD interface 119. CPU 108 sends a request to DSD 106 to identify storage media of DSD 106.


In response, controller 120 of DSD 106 executing DSD firmware 28 sends identification information to host 101 identifying a first storage media (e.g., CMR zone 152 and/or SSM zone 160) without identifying a second storage media (e.g., SMR zones 154 and 156 and/or SSM zone 162). The identification information may include, for example, a capacity of the first storage media in terms of an LBA range for the first storage media or a data capacity of the first storage media.


The BIOS then causes CPU 108 to send a read command for a particular logical address (e.g., a boot sector at LBA 0) via DSD interface 119 to access an MBR. Controller 120 retrieves the MBR from the first storage media (e.g., CMR zone 152 or SSM zone 160) and sends the MBR to host 101 via host interface 126. CPU 108 then executes a bootstrap loader of the MBR which causes CPU 108 to send a read command via DSD interface 119 to access an OS boot loader for loading OS 14. A particular logical address for the OS boot loader is provided by a partition table included within the MBR. As with the logical address used to retrieve the MBR, the logical address for the OS boot loader is typically fixed. In an embodiment where address indirection for the second storage media is performed by DSD driver 12 operating on host 101 and not by controller 120 of DSD 106, host 101 may not be able to otherwise successfully load OS 14 if either the MBR or the OS boot loader were remapped in the second storage media. The example of FIG. 4A therefore waits until after CPU 108 loads and executes DSD driver 12 before identifying the second storage media to host 101.


DSD 106 receives the read command for the OS boot loader via host interface 126 and accesses the OS boot loader from the first storage media (e.g., CMR zone 152 or SSM zone 160) and sends the OS boot loader to host 101 via host interface 126. CPU 108 then receives the OS boot loader via DSD interface 119 and loads OS 14 by executing the OS boot loader. As OS 14 loads various applications of host 101, the existence of the second storage media is kept hidden from host 101 until CPU 108 executes DSD driver 12. During this startup process, OS 14 may generate a number of temporary files or page files used for temporarily storing data after loading. By keeping the second storage media hidden or unused before CPU 108 executes DSD driver 12, it is ordinarily possible to keep these temporary writes in the first storage media (e.g., CMR zone 152 and/or SSM zone 160) to avoid having to rewrite portions of the second storage media that may not support a write-in-place file system.


After CPU 108 begins running DSD driver 12, the second storage media of DSD 106 is identified using DSD driver 12. DSD driver 12 may identify the second storage media based on the identification information already received from DSD 106 or by sending an additional request to DSD 106 to identify additional storage media of DSD 106. In one implementation, the identification information initially received from DSD 106 may include additional information such as a model number for DSD 106 or reserved pages in the identification information that can be used by DSD driver 12 to identify the second storage media.


If CPU 108 sends an additional request via DSD interface 119, CPU 108 may use a Vendor Specific Command (VSC) or log pages to identify the second storage media. DSD 106 receives the additional request and reports back to host 101 with additional identification information to identify the second storage media. The additional identification information may include, for example, an LBA range for the second storage media or a capacity of the second storage media. The additional identification information may also include the LBA ranges or capacities for zones in the second storage media.


CPU 108 identifies the second storage media using DSD driver 12 with the additional identification information or with the initial identification information. In some implementations, DSD driver 12 may also learn of the number and capacity of zones in the second storage media using the initial identification information or the additional identification information. In such implementations, DSD driver may create zone mapping 18 which can be used to perform address indirection for the second storage media.


In some implementations, CPU 108 may request information from DSD 106 after identifying the second storage media. Such information may include, for example, some or all of write pointers 30 and zone mapping 32. CPU 108 may then use the information received from DSD 106 in creating write pointers 16 and/or zone mapping 18 stored in memory 110 of host 101.


As shown in the example of FIG. 5, DSD 106 can advertise in the initial identification information sent to host 101 a capacity for the first storage media of M+1 blocks for LBAs 0 to M. In addition to limiting the straddling of OS install files as discussed above, only advertising the capacity of the first storage media can further improve compatibility with OS 14 since the capacity for the first storage media remains relatively the same across multiple startups of OS 14. In this regard, the advertised capacity of the second storage media may vary across OS startups in the case where the second storage media includes SMR zones.


The second storage media is then initialized and presented to host 101 so that an LBA space for the second storage media including LBAs M+1 to N can be accessed by host 101 via DSD driver 12. The LBA space for DSD 106 may then include contiguous LBAs from 0 to a “true max” (e.g., LBA N in FIG. 5) and DSD driver 12 may manage an offset as appropriate.


The LBA space for the second storage media (which in some implementations can be most of the capacity of the DSD) is made visible to OS 14 as a separate “virtual” device after DSD driver 12 identifies the second storage media. This virtual device can be created by a driver of OS 14. As shown in FIG. 5, the LBA space of the first storage media can be set as device C:\ (or another volume name conventionally assigned to a default first volume for OS 14 such as /dev/sda in Linux) and the LBA space for the second storage media can be set as device D:\ (or another volume name such as /dev/sdb in Linux).


In one example, the LBA space for the first storage media corresponds to approximately 30 GB of total capacity with 5 GB for OS install files (e.g., OS boot loader and kernel files) and the remaining 25 GB allocated for staging and logging functions. In other examples, the capacity of the first storage media will differ. As described in more detail below with reference to FIG. 6, the LBA space for the first storage media may include a buffer or a reserved area for temporary or transactional writes and overwrites.


With reference back to the sequence diagram of FIG. 4A, after creating a virtual device representing the second storage media, CPU 108 controls access to the second storage media via DSD driver 12. In addition, CPU 108 uses DSD driver 12 to map logical addresses (e.g., LBAs) to physical addresses corresponding to physical locations for storing the data in the second storage media. The mapping can be performed using zone mapping 18 stored in memory 110 and CPU 108 can maintain zone mapping 18 using DSD driver 12.



FIG. 4B is a sequence diagram for a storage media identification process in keeping with the embodiment of FIG. 3B discussed above. The sequence of FIG. 4B differs from that of FIG. 4A in that the identification information received from DSD 106 identifies the first storage media as available during the startup process and identifies the second storage media as unavailable during the startup process. In a SCSI implementation, this can be accomplished where the identification information identifies the first storage media as LUN 0 and identifies the second storage media as LUN 1. As noted above, unavailable can mean that while host 101 is aware of the existence of additional storage media, host 101 must take an additional action before accessing the second storage media.


Since the first and second storage media are identified during the startup process in the sequence of FIG. 4B, CPU 108 does not need to send an additional request to DSD 106 to identify additional storage media after executing DSD driver 12. However, and as discussed above with reference to FIG. 4A, CPU 108 may request additional information from DSD concerning the second storage media such as, for example, some or all of write pointers 30 or zone mapping 32.


The other aspects of the sequence of FIG. 4B are substantially similar to those of FIG. 4A described above. A further understanding of these aspects can be obtained with reference to the description of FIG. 4A provided above.


As discussed above, DSD driver 12 allows CPU 108 to perform address indirection to remap logical addresses for data to new physical addresses in the second storage media. This arrangement allows for the use of the typically greater resources of host 101 (e.g., CPU 108 and memory 110) to perform address indirection instead of performing address indirection using the typically more limited resources of DSD 106 (e.g., controller 120 and volatile memory 140). In the case where the second storage media includes a large capacity, performing address indirection for the second storage media can consume a large amount of resources on DSD 106.


In some embodiments, DSD 106 may also perform some management tasks such as performing address indirection or maintaining write pointers 30. In such embodiments, host 101 can access write pointers 30 and/or zone mapping 32 to allow DSD driver 12 to enhance the performance of system 100 by using information not usually available at DSD 106 or by sharing in some of the processing needed for managing DSD 106.


In one example, DSD driver 12 may perform a “quick delete” or “delayed delete” in the second storage media by manipulating data structures stored in memory 110 without having to modify the deleted data in the second storage media.


In the case where the second storage media includes sequentially written zones, DSD driver 12 may also allow for host side management of write pointers for sequentially written zones in the second storage media. The write pointers can indicate a location for a next write in a sequentially written zone such as an SMR zone. DSD driver 12 may store these write pointers as write pointers 16 in memory 110.


By shifting the management of the second storage media to the greater resources of host 101, system 100 can improve an overall system performance. Performance penalties associated with managing the second storage media can be postponed using the greater resources of host 101 to reduce a performance penalty of the overall system. In addition, shifting management of the second storage media to host 101 may also allow for more efficient use of the second storage media by using host information that is usually unavailable to DSD 106.


In one implementation, DSD driver 12 can be “host behavior aware” and may schedule maintenance operations for the second storage media based upon a host behavior such as when AC power is available for system 100 or when host activity is relatively low. Such host coordinated scheduling of maintenance operations can ordinarily improve an overall performance of the system. One such maintenance operation can include garbage collection where data is read and rewritten to reclaim portions of the media storing invalid or obsolete data. In the case of an SMR zone that is sequentially written, large portions or all of the SMR zone may need to be read and then rewritten without the invalid data to perform garbage collection. DSD driver 12 may designate a zone of the second storage media (e.g., SMR zone 156 in FIG. 2) as a spare zone for temporarily storing valid data from a garbage collected zone. The designated zone in the second storage media may also facilitate other read-write-modify operations in the second storage media. In other implementations, buffer 26 in memory 110 of host 101 can be used for read-modify-write operations such as those used for garbage collection.


DSD driver 12 may also use information available on the host side to tune garbage collection policies based upon an amount of invalid data in a particular zone and/or a frequency of access (i.e., hotness) of data in a particular zone. In one example, DSD driver 12 may monitor the access of different zones in the second storage media by applications running on host 101 to determine a frequency of access for a particular zone and prioritize a more frequently accessed zone for garbage collection.


DSD driver 12 may also mask errors reported from DSD 106 by adding a layer for error recovery before reporting the error to OS 14. For example, DSD driver 12 may use information from host 101 to determine when to retry a failed operation before reporting an error.


In addition, file level management using DSD driver 12 can take advantage of LBA boundaries known on the host side via file system 24 and zone mapping 32 to better migrate files among zones in the second storage media. In this regard, SMR often relies on read-modify-write operations to migrate data into SMR zones since writing new data into an SMR zone can affect previously written data. The management of such migration of data into SMR zones can be handled by DSD driver 12 to take account of file level LBA boundaries to reduce file fragmentation. In addition, DSD driver 12 may make use of buffer 26 in memory 110 of host 101 in cases where a read-modify-write operation is needed.


DSD driver 12 may also facilitate sequential and simultaneous writing to multiple zones in the second storage media to support multiple host write streams since DSD driver 12 is capable of identifying separate host write streams on the host side. In one example, CPU 108 using DSD driver 12 can assign logical addresses for data of a plurality of host write streams so that the data for each of the host write streams is assigned to different zones of the second storage media on different disk surfaces of disk pack 150 at the same radial location. CPU 108 can then send at least one write command to DSD 106 to simultaneously write the plurality of host write streams to different disk surfaces of disk pack 150 since the data for the write streams has been assigned to the same radial location.


In addition, DSD driver 12 can enable file system write command queuing and sequentially reorder the write commands in terms of logical address before commanding DSD 106 to perform the write commands. In one implementation, DSD driver 12 reorders the performance of pending write commands in command queue 20 for the second storage media so that the data to be written in performing the pending write commands follows an increasing or decreasing order of logical addresses to be written.


DSD driver 12 can also detect impending temporary writes and overwrites using information available on the host side. In one implementation, a module of DSD driver 12 can detect data for a temporary write, overwrite, or transaction based on attributes of a file such as a file name (e.g., a format for temporary file names in a particular OS) or a directory location (e.g., placement in a temp directory). The file name or directory location may indicate, for example, that the data is part of a page file or hibernation file that is temporary. In other implementations, DSD driver 12 may use a hinting provided by an application running on host 101 as to a priority of data that is associated with temporary data. DSD driver 12 may also learn that certain data is likely to be overwritten based on past host activity.


After identifying a temporary write command for temporarily storing data, DSD driver 12 can map at least one logical address to at least one physical address in the first storage media and send the temporary write command to DSD 106 to store the data in the first storage media. In this way, unnecessary rewrites in the second storage media can be reduced by using a portion of the first storage media as a scratch space or buffer where rewriting data is less costly in terms of system resources.


Transactional Write Example


FIG. 6 is a sequence diagram for recording a transaction according to an embodiment. The sequence of FIG. 6 begins with CPU 108 using DSD driver 12 to detect the start of a transaction. As discussed above, this may be accomplished by executing a module of DSD driver 12 that provides for temporary, overwrite, and transactional write detection. The detection of a transaction may come from a notification from an application executing on host 101 such as application 22 or from file system 24. In other examples, the module may detect writes for certain types of files such as temporary files or page files based on information from file system 24 or file attributes such as a file name or location of a file in a particular directory. The module may also detect a transaction with the accessing of a particular type of file such as, for example, a database file or a word processing file.


After the start of the transaction, the writes for the transaction are staged or performed in the first storage media (e.g., CMR zone 152 and/or SSM zone 160). In some implementations, the writes for the transaction may be staged in a reserved portion of the first storage media designated as a scratch space for recording transactions before committing the transaction to the second storage media. Writing data in the first storage media where write-in-place is allowed can better facilitate frequent changes to the data during the transaction. If write-in-place is not allowed in the second storage media, the frequent changes consume more storage space in the second storage media and create more invalid data. The sequence of FIG. 6 allows the changes to accumulate during the transaction in the first storage media before writing the data for the transaction in the second storage media. In some scenarios, the changes may ultimately result in a range of LBAs being invalidated and eliminate the need to write the data in the second storage media.


As discussed above, new writes to a previously overlapped track in an SMR zone affects data written in an overlapping track. Changes to data in a sequentially written SMR zone usually involve remapping an LBA for the data to a new location and leaving invalid data in the previous location. Numerous changes to data in an SMR zone can lead to having to garbage collect the SMR zone sooner, which can reduce a performance of the DSD. In contrast, numerous changes to data in a non-SMR zone (e.g., CMR zone 152) generally results in less of a performance penalty.


As shown in FIG. 6, CPU 108 sends at least one write command via DSD interface 119 to write data in the first storage media representing a plurality of events of the transaction. For its part, DSD 106 writes the data for the transaction in the first storage media.


When DSD driver 12 detects that the transaction has ended, such as by the detection of the closing of a particular application, DSD driver 12 determines whether to commit the data written in the first storage media to the second storage media. The determination of whether to commit the data for the transaction can be based on an indication from an application that the transaction is to be committed or saved. If the data for the transaction is not to be committed, the data is discarded or invalidated in the first storage media so that the portion first storage media storing the data for the transaction can be reused.


If the data for the transaction is to be committed, DSD driver 12 sends a command to DSD 106 to flush or copy the data for the transaction from the first storage media to the second storage media. In some implementations, the data in the first storage media for the transaction may then be discarded or invalidated after being copied to the second storage media.


After copying the data for the transaction, controller 120 sends an indication to host 101 indicating completion of copying the data to the second storage media. In the case where the data has been copied to an SMR zone of the second storage media, DSD driver 12 updates a write pointer in write pointers 16 for the SMR zone.


In addition to the benefits discussed above of staging transactional writes in the first storage media, such staging can also help in recovering from an unexpected error or power loss during the transaction. In this regard, DSD driver 12 may look to a write pointer in write pointers 16 to determine whether a transaction was committed to the second storage media before an unexpected error or power loss. If the write pointer has not been updated, DSD driver 12 may access the first storage media to recover the data from the interrupted transaction so that the transaction can be completed. On the other hand, if the write pointer has been updated for the zone in the second storage media, DSD driver 12 will determine that the transaction was already committed and that no recovery is needed for the transaction.


In other embodiments, DSD driver 12 may make use of memory 110 of host 101 as a staging area for storing data for a transaction that has not yet been committed. Such an embodiment could follow the sequence of FIG. 6 except that data representing the transaction would be stored in memory 110 instead of the first storage media.


In yet another embodiment, DSD driver 12 may use a write pointer of write pointers 16 to stage the writes for a transaction in the second storage media before committing the transaction by updating the write pointer. In more detail, CPU 108 using DSD driver 12 can send at least one write command to DSD 106 to write data in an SMR zone 154 of the second storage media to represent a plurality of events of the transaction without updating the write pointer for SMR zone 154. If the data for the transaction is to be committed, DSD driver 12 updates the write pointer to indicate the completion of the transaction. On the other hand, if the data for the transaction is not to be committed, DSD driver 12 does not update the write pointer so that the data for the transaction is overwritten when data is sequentially written to SMR zone 154 starting from the non-updated location of the write pointer.


Other Embodiments

Those of ordinary skill in the art will appreciate that the various illustrative logical blocks, modules, and processes described in connection with the examples disclosed herein may be implemented as electronic hardware, computer software, or combinations of both. Furthermore, the foregoing processes can be embodied on a computer readable medium which causes a processor or computer to perform or execute certain functions.


To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, and modules have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Those of ordinary skill in the art may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.


The various illustrative logical blocks, units, modules, and controllers described in connection with the examples disclosed herein may be implemented or performed with a general purpose processor, a DSP, an ASIC, an FPGA, or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.


The activities of a method or process described in connection with the examples disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. The steps of the method or algorithm may also be performed in an alternate order from those provided in the examples. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable media, an optical media, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an Application Specific Integrated Circuit (ASIC).


The foregoing description of the disclosed example embodiments is provided to enable any person of ordinary skill in the art to make or use the embodiments in the present disclosure. Various modifications to these examples will be readily apparent to those of ordinary skill in the art, and the principles disclosed herein may be applied to other examples without departing from the spirit or scope of the present disclosure. The described embodiments are to be considered in all respects only as illustrative and not restrictive and the scope of the disclosure is, therefore, indicated by the following claims rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are to be embraced within their scope.

Claims
  • 1. A host, comprising: an interface for communicating with a Data Storage Device (DSD);a memory for storing a driver for interfacing with the DSD; anda processor configured to: send a request via the interface to the DSD for identifying storage media of the DSD that is available for access during a startup process of the host;receive identification information from the DSD via the interface before executing the driver, the identification information identifying a first storage media of a plurality of storage media of the DSD in response to the request; andsubsequently identify a second storage media of the plurality of storage media of the DSD using the driver.
  • 2. The host of claim 1, wherein the processor is further configured to use the first storage media to store data used during the startup process before executing the driver.
  • 3. The host of claim 1, wherein the processor is further configured to use the driver to map logical addresses for data to physical addresses corresponding to physical locations for storing the data in the second storage media.
  • 4. The host of claim 3, wherein the processor is further configured to perform address indirection in mapping the logical addresses to the physical addresses to allow for remapping of the logical addresses to new physical addresses in the second storage media.
  • 5. The host of claim 1, wherein the processor is further configured to use an Operating System (OS) of the host to represent the first storage media as a first virtual storage device and represent the second storage media as a second virtual storage device separate from the first virtual storage device.
  • 6. The host of claim 1, wherein in identifying the second storage media of the DSD using the driver, the processor is further configured to identify the second storage media based on the identification information received from the DSD.
  • 7. The host of claim 1, wherein in identifying the second storage media of the DSD using the driver, the processor is further configured to: send an additional request to the DSD via the interface to identify additional storage media of the DSD;receive additional identification information from the DSD; andidentify the second storage media using the additional identification information.
  • 8. The host of claim 1, wherein the processor is further configured to use the driver to maintain a zone mapping associating logical addresses for data with different zones of the second storage media.
  • 9. The host of claim 1, wherein the processor is further configured to use the driver to designate a spare zone in the second storage media for temporarily storing data.
  • 10. The host of claim 1, wherein the processor is further configured to use the memory for temporarily storing data read from the DSD as part of a read-modify-write operation in the second storage media.
  • 11. The host of claim 1, wherein the second storage media includes a plurality of zones of overlapping tracks on at least one rotating magnetic disk, and wherein the processor is further configured to use the driver to: assign logical addresses for data for a plurality of host write streams so that the data for each of the host write streams is assigned to different zones of the second storage media on different disk surfaces of the at least one rotating magnetic disk at the same radial location; andsend at least one write command to the DSD to simultaneously write the plurality of host write streams on the different disk surfaces of the at least one rotating magnetic disk.
  • 12. The host of claim 1, wherein the processor is further configured to use the driver to reorder the performance of pending write commands for the second storage media such that the data to be written in performing the pending write commands follows an increasing or decreasing order of logical addresses for the data to be written.
  • 13. The host of claim 1, wherein the processor is further configured to use the driver to identify a zone for garbage collection from a plurality of zones of the second storage media based on a frequency of access of data in the zone.
  • 14. The host of claim 1, wherein the processor is further configured to use the driver to: identify a temporary write command for temporarily storing data in the DSD;map at least one logical address for the data from the temporary write command to at least one physical address corresponding to a physical location in the first storage media; andsend the temporary write command to the DSD for storing the data from the temporary write command in the first storage media.
  • 15. The host of claim 1, wherein the processor is further configured to use the driver to: detect a start of a transaction including a plurality of events from an application executing on the host;send at least one write command to the DSD to write data in the first storage media representing the plurality of events of the transaction;detect a completion of the transaction from the application executing on the host;send a command to the DSD to copy data for the transaction from the first storage media to the second storage media after detecting the completion of the transaction;receive an indication from the DSD indicating completion of the copying of the data for the transaction to the second storage media; andupdate a write pointer for the second storage media after receiving the indication from the DSD.
  • 16. The host of claim 1, wherein the processor is further configured to use the driver to: detect a start of a transaction including a plurality of events from an application executing on the host;store data in the memory representing the plurality of events of the transaction;detect a completion of the transaction from the application executing on the host;send a command to the DSD to copy data for the transaction from the memory to the second storage media after detecting the completion of the transaction;receive an indication from the DSD indicating completion of the copying of the data for the transaction to the second storage media; andupdate a write pointer for the second storage media after receiving the indication from the DSD.
  • 17. The host of claim 1, wherein data is sequentially written in the second storage media, and wherein the processor is further configured to use the driver to: detect a start of a transaction including a plurality of events from an application executing on the host;send at least one write command to the DSD to write data in the second storage media representing the plurality of events of the transaction without updating a write pointer used to indicate a location for writing data in the second storage media;detect a completion of the transaction from the application executing on the host; andupdate the write pointer to indicate the completion of the transaction.
  • 18. A method of interfacing with a Data Storage Device (DSD), the method comprising: sending a request to the DSD for identifying storage media of the DSD that is available for access during a startup process of a host;receiving identification information from the DSD before executing a driver on the host for interfacing with the DSD, the identification information identifying a first storage media of a plurality of storage media of the DSD in response to the request; andsubsequently identifying a second storage media of the plurality of storage media of the DSD using the driver.
  • 19. The method of claim 18, further comprising using the first storage media to store data used during the startup process before executing the driver.
  • 20. The method of claim 18, further comprising using the driver to map logical addresses for data to physical addresses corresponding to physical locations for storing the data in the second storage media.
  • 21. The method of claim 20, wherein address indirection is performed in mapping the logical addresses to the physical addresses to allow for remapping of the logical addresses to new physical addresses in the second storage media.
  • 22. The method of claim 18, further comprising using an Operating System (OS) of the host to represent the first storage media as a first virtual storage device and represent the second storage media as a second virtual storage device separate from the first virtual storage device.
  • 23. The method of claim 18, wherein the second storage media of the DSD is identified based on the identification information received from the DSD.
  • 24. The method of claim 18, wherein in identifying the second storage media of the DSD using the driver, the method further comprises: sending an additional request to the DSD to identify additional storage media of the DSD;receiving additional identification information from the DSD; andidentifying the second storage media using the additional identification information.
  • 25. The method of claim 18, further comprising using the driver to maintain a zone mapping associating the logical addresses with different zones of the second storage media.
  • 26. The method of claim 18, further comprising using the driver to designate spare zones in the second storage media for temporarily storing data.
  • 27. The method of claim 18, further comprising using a memory of the host for temporarily storing data read from the DSD as part of a read-modify-write operation in the second storage media.
  • 28. The method of claim 18, wherein the second storage media includes a plurality of zones of overlapping tracks on at least one rotating magnetic disk, and wherein the method further comprises: using the driver to assign logical addresses for data for a plurality of host write streams so that the data for each of the host write streams is assigned to different zones of the second storage media on different disk surfaces of the at least one rotating magnetic disk at the same radial location; andsending at least one write command to the DSD to simultaneously write the plurality of host write streams on the different disk surfaces of the at least one rotating magnetic disk.
  • 29. The method of claim 18, further comprising using the driver to reorder the performance of pending write commands for the second storage media such that the data to be written in performing the pending write commands follows an increasing or decreasing order of logical addresses for the data to be written.
  • 30. The method of claim 18, further comprising using the driver to identify a zone for garbage collection from a plurality of zones of the second storage media based on a frequency of access of data in the zone.
  • 31. The method of claim 18, further comprising using the driver in: identifying a temporary write command for temporarily storing data in the DSD;mapping at least one logical address for the data from the temporary write command to at least one physical address corresponding to a physical location in the first storage media; andsending the temporary write command to the DSD for storing the data from the temporary write command in the first storage media.
  • 32. The method of claim 18, further comprising using the driver in: detecting a start of a transaction including a plurality of events from an application executing on the host;sending at least one write command to the DSD to write data in the first storage media representing the plurality of events of the transaction;detecting a completion of the transaction from the application executing on the host;sending a command to the DSD to copy data for the transaction from the first storage media to the second storage media after detecting the completion of the transaction;receiving an indication from the DSD indicating completion of the copying of the data for the transaction to the second storage media; andupdating a write pointer for the second storage media after receiving the indication from the DSD.
  • 33. The method of claim 18, further comprising using the driver in: detecting a start of a transaction including a plurality of events from an application executing on the host;storing data in a memory of the host representing the plurality of events of the transaction;detecting a completion of the transaction from the application executing on the host;sending a command to the DSD to copy data for the transaction from the memory to the second storage media after detecting the completion of the transaction;receiving an indication from the DSD indicating completion of the copying of the data for the transaction to the second storage media; andupdating a write pointer for the second storage media after receiving the indication from the DSD.
  • 34. The method of claim 18, wherein data is sequentially written in the second storage media, and wherein the method further comprises using the driver in: detecting a start of a transaction including a plurality of events from an application executing on the host;sending at least one write command to the DSD to write data in the second storage media representing the plurality of events of the transaction without updating a write pointer used to indicate a location for writing data in the second storage media;detecting a completion of the transaction from the application executing on the host; andupdating the write pointer to indicate the completion of the transaction.
  • 35. A Data Storage Device (DSD), comprising: a first storage media for storing data;a second storage media for storing data, wherein the second storage media is accessed using address indirection; anda controller configured to: receive a request from a host for identifying storage media of the DSD that is available for access during a startup process of the host; andsend identification information to the host in response to the request identifying the first storage media without identifying the second storage media.
  • 36. The DSD of claim 35, wherein the first storage media stores data used during the startup process before the host executes a driver for interfacing with the DSD.
  • 37. The DSD of claim 35, wherein the first storage media includes a solid-state memory or at least one zone of non-overlapping tracks on a rotating magnetic disk.
  • 38. The DSD of claim 35, wherein the second storage media includes at least one zone of overlapping tracks on a rotating magnetic disk.
  • 39. The DSD of claim 35, wherein the host executes a driver for interfacing with the DSD, and wherein the first storage media is used to store data identified by the driver for temporary storage.
  • 40. The DSD of claim 35, wherein the host executes a driver for interfacing with the DSD, and wherein the first storage media is used as a staging area for storing data representing a plurality of events of a transaction before the driver detects a completion of the transaction.
  • 41. A Data Storage Device (DSD), comprising: a first storage media for storing data;a second storage media for storing data, wherein the second storage media is accessed using address indirection; anda controller configured to: receive a request from a host for identifying storage media of the DSD that is available for access during a startup process of the host; andsend identification information to the host in response to the request identifying the first storage media as available during the startup process and identifying the second storage media as unavailable during the startup process.
  • 42. A non-transitory computer readable medium storing computer executable instructions for interfacing with a Data Storage Device (DSD), wherein when the computer executable instructions are executed by a processor of a host, the computer executable instructions cause the processor to: identify a second storage media of the DSD that was not previously identified during a startup process of the host, wherein a first storage media of the DSD was identified by the host as available for access during the startup process before executing the computer executable instructions for interfacing with the DSD.
CROSS-REFERENCE TO RELATED APPLICATION

This application claims the benefit of U.S. Provisional Application No. 61/932,134, filed on Jan. 27, 2014, which is hereby incorporated by reference in its entirety.

US Referenced Citations (449)
Number Name Date Kind
6018789 Sokolov et al. Jan 2000 A
6065095 Sokolov et al. May 2000 A
6078452 Kittilson et al. Jun 2000 A
6081447 Lofgren et al. Jun 2000 A
6092149 Hicken et al. Jul 2000 A
6092150 Sokolov et al. Jul 2000 A
6094707 Sokolov et al. Jul 2000 A
6105104 Guttmann et al. Aug 2000 A
6111717 Cloke et al. Aug 2000 A
6145052 Howe et al. Nov 2000 A
6175893 D'Souza et al. Jan 2001 B1
6178056 Cloke et al. Jan 2001 B1
6191909 Cloke et al. Feb 2001 B1
6195218 Guttmann et al. Feb 2001 B1
6205494 Williams Mar 2001 B1
6208477 Cloke et al. Mar 2001 B1
6223303 Billings et al. Apr 2001 B1
6230233 Lofgren et al. May 2001 B1
6246346 Cloke et al. Jun 2001 B1
6249393 Billings et al. Jun 2001 B1
6256695 Williams Jul 2001 B1
6262857 Hull et al. Jul 2001 B1
6263459 Schibilla Jul 2001 B1
6272694 Weaver et al. Aug 2001 B1
6278568 Cloke et al. Aug 2001 B1
6279089 Schibilla et al. Aug 2001 B1
6289484 Rothberg et al. Sep 2001 B1
6292912 Cloke et al. Sep 2001 B1
6310740 Dunbar et al. Oct 2001 B1
6317850 Rothberg Nov 2001 B1
6327106 Rothberg Dec 2001 B1
6337778 Gagne Jan 2002 B1
6369969 Christiansen et al. Apr 2002 B1
6384999 Schibilla May 2002 B1
6388833 Golowka et al. May 2002 B1
6405342 Lee Jun 2002 B1
6408357 Hanmann et al. Jun 2002 B1
6408406 Parris Jun 2002 B1
6411452 Cloke Jun 2002 B1
6411458 Billings et al. Jun 2002 B1
6412083 Rothberg et al. Jun 2002 B1
6415349 Hull et al. Jul 2002 B1
6425128 Krapf et al. Jul 2002 B1
6441981 Cloke et al. Aug 2002 B1
6442328 Elliott et al. Aug 2002 B1
6445524 Nazarian et al. Sep 2002 B1
6449767 Krapf et al. Sep 2002 B1
6453115 Boyle Sep 2002 B1
6470420 Hospodor Oct 2002 B1
6480020 Jung et al. Nov 2002 B1
6480349 Kim et al. Nov 2002 B1
6480932 Vallis et al. Nov 2002 B1
6483986 Krapf Nov 2002 B1
6487032 Cloke et al. Nov 2002 B1
6490635 Holmes Dec 2002 B1
6493173 Kim et al. Dec 2002 B1
6499083 Hamlin Dec 2002 B1
6519104 Cloke et al. Feb 2003 B1
6525892 Dunbar et al. Feb 2003 B1
6545830 Briggs et al. Apr 2003 B1
6546489 Frank, Jr. et al. Apr 2003 B1
6550021 Dalphy et al. Apr 2003 B1
6552880 Dunbar et al. Apr 2003 B1
6553457 Wilkins et al. Apr 2003 B1
6578106 Price Jun 2003 B1
6580573 Hull et al. Jun 2003 B1
6594183 Lofgren et al. Jul 2003 B1
6600620 Krounbi et al. Jul 2003 B1
6601137 Castro et al. Jul 2003 B1
6603622 Christiansen et al. Aug 2003 B1
6603625 Hospodor et al. Aug 2003 B1
6604220 Lee Aug 2003 B1
6606682 Dang et al. Aug 2003 B1
6606714 Thelin Aug 2003 B1
6606717 Yu et al. Aug 2003 B1
6611393 Nguyen et al. Aug 2003 B1
6615312 Hamlin et al. Sep 2003 B1
6639748 Christiansen et al. Oct 2003 B1
6647481 Luu et al. Nov 2003 B1
6654193 Thelin Nov 2003 B1
6657810 Kupferman Dec 2003 B1
6661591 Rothberg Dec 2003 B1
6665772 Hamlin Dec 2003 B1
6687073 Kupferman Feb 2004 B1
6687078 Kim Feb 2004 B1
6687850 Rothberg Feb 2004 B1
6690523 Nguyen et al. Feb 2004 B1
6690882 Hanmann et al. Feb 2004 B1
6691198 Hamlin Feb 2004 B1
6691213 Luu et al. Feb 2004 B1
6691255 Rothberg et al. Feb 2004 B1
6693760 Krounbi et al. Feb 2004 B1
6694477 Lee Feb 2004 B1
6697914 Hospodor et al. Feb 2004 B1
6704153 Rothberg et al. Mar 2004 B1
6708251 Boyle et al. Mar 2004 B1
6710951 Cloke Mar 2004 B1
6711628 Thelin Mar 2004 B1
6711635 Wang Mar 2004 B1
6711660 Milne et al. Mar 2004 B1
6715044 Lofgren et al. Mar 2004 B2
6724982 Hamlin Apr 2004 B1
6725329 Ng et al. Apr 2004 B1
6735650 Rothberg May 2004 B1
6735693 Hamlin May 2004 B1
6744772 Eneboe et al. Jun 2004 B1
6745283 Dang Jun 2004 B1
6751402 Elliott et al. Jun 2004 B1
6757481 Nazarian et al. Jun 2004 B1
6772281 Hamlin Aug 2004 B2
6781826 Goldstone et al. Aug 2004 B1
6782449 Codilian et al. Aug 2004 B1
6791779 Singh et al. Sep 2004 B1
6792486 Hanan et al. Sep 2004 B1
6799274 Hamlin Sep 2004 B1
6811427 Garrett et al. Nov 2004 B2
6826003 Subrahmanyam Nov 2004 B1
6826614 Hanmann et al. Nov 2004 B1
6832041 Boyle Dec 2004 B1
6832929 Garrett et al. Dec 2004 B2
6845405 Thelin Jan 2005 B1
6845427 Atai-Azimi Jan 2005 B1
6850443 Lofgren et al. Feb 2005 B2
6851055 Boyle et al. Feb 2005 B1
6851063 Boyle et al. Feb 2005 B1
6853731 Boyle et al. Feb 2005 B1
6854022 Thelin Feb 2005 B1
6862660 Wilkins et al. Mar 2005 B1
6880043 Castro et al. Apr 2005 B1
6882486 Kupferman Apr 2005 B1
6884085 Goldstone Apr 2005 B1
6888831 Hospodor et al. May 2005 B1
6892217 Hanmann et al. May 2005 B1
6892249 Codilian et al. May 2005 B1
6892313 Codilian et al. May 2005 B1
6895455 Rothberg May 2005 B1
6895500 Rothberg May 2005 B1
6898730 Hanan May 2005 B1
6910099 Wang et al. Jun 2005 B1
6928470 Hamlin Aug 2005 B1
6931439 Hanmann et al. Aug 2005 B1
6934104 Kupferman Aug 2005 B1
6934713 Schwartz et al. Aug 2005 B2
6940873 Boyle et al. Sep 2005 B2
6943978 Lee Sep 2005 B1
6948165 Luu et al. Sep 2005 B1
6950267 Liu et al. Sep 2005 B1
6954733 Ellis et al. Oct 2005 B1
6961814 Thelin et al. Nov 2005 B1
6965489 Lee et al. Nov 2005 B1
6965563 Hospodor et al. Nov 2005 B1
6965966 Rothberg et al. Nov 2005 B1
6967799 Lee Nov 2005 B1
6968422 Codilian et al. Nov 2005 B1
6968450 Rothberg et al. Nov 2005 B1
6973495 Milne et al. Dec 2005 B1
6973570 Hamlin Dec 2005 B1
6976190 Goldstone Dec 2005 B1
6983316 Milne et al. Jan 2006 B1
6986007 Procyk et al. Jan 2006 B1
6986154 Price et al. Jan 2006 B1
6995933 Codilian et al. Feb 2006 B1
6996501 Rothberg Feb 2006 B1
6996669 Dang et al. Feb 2006 B1
7002926 Eneboe et al. Feb 2006 B1
7003674 Hamlin Feb 2006 B1
7006316 Sargenti, Jr. et al. Feb 2006 B1
7009820 Hogg Mar 2006 B1
7023639 Kupferman Apr 2006 B1
7024491 Hanmann et al. Apr 2006 B1
7024549 Luu et al. Apr 2006 B1
7024614 Thelin et al. Apr 2006 B1
7027716 Boyle et al. Apr 2006 B1
7028174 Atai-Azimi et al. Apr 2006 B1
7031902 Catiller Apr 2006 B1
7046465 Kupferman May 2006 B1
7046488 Hogg May 2006 B1
7050252 Vallis May 2006 B1
7054937 Milne et al. May 2006 B1
7055000 Severtson May 2006 B1
7055167 Masters May 2006 B1
7057836 Kupferman Jun 2006 B1
7062398 Rothberg Jun 2006 B1
7075746 Kupferman Jul 2006 B1
7076604 Thelin Jul 2006 B1
7082494 Thelin et al. Jul 2006 B1
7088538 Codilian et al. Aug 2006 B1
7088545 Singh et al. Aug 2006 B1
7092186 Hogg Aug 2006 B1
7095577 Codilian et al. Aug 2006 B1
7099095 Subrahmanyam et al. Aug 2006 B1
7106537 Bennett Sep 2006 B1
7106947 Boyle et al. Sep 2006 B2
7110202 Vasquez Sep 2006 B1
7111116 Boyle et al. Sep 2006 B1
7114029 Thelin Sep 2006 B1
7120737 Thelin Oct 2006 B1
7120806 Codilian et al. Oct 2006 B1
7126776 Warren, Jr. et al. Oct 2006 B1
7129763 Bennett et al. Oct 2006 B1
7133600 Boyle Nov 2006 B1
7136244 Rothberg Nov 2006 B1
7146094 Boyle Dec 2006 B1
7149046 Coker et al. Dec 2006 B1
7150036 Milne et al. Dec 2006 B1
7155616 Hamlin Dec 2006 B1
7171108 Masters et al. Jan 2007 B1
7171110 Wilshire Jan 2007 B1
7194576 Boyle Mar 2007 B1
7200698 Rothberg Apr 2007 B1
7205805 Bennett Apr 2007 B1
7206497 Boyle et al. Apr 2007 B1
7215496 Kupferman et al. May 2007 B1
7215771 Hamlin May 2007 B1
7237054 Cain et al. Jun 2007 B1
7240161 Boyle Jul 2007 B1
7249365 Price et al. Jul 2007 B1
7263709 Krapf Aug 2007 B1
7274639 Codilian et al. Sep 2007 B1
7274659 Hospodor Sep 2007 B2
7275116 Hanmann et al. Sep 2007 B1
7280302 Masiewicz Oct 2007 B1
7292774 Masters et al. Nov 2007 B1
7292775 Boyle et al. Nov 2007 B1
7296284 Price et al. Nov 2007 B1
7302501 Cain et al. Nov 2007 B1
7302579 Cain et al. Nov 2007 B1
7318088 Mann Jan 2008 B1
7319806 Willner et al. Jan 2008 B1
7325244 Boyle et al. Jan 2008 B2
7330323 Singh et al. Feb 2008 B1
7346790 Klein Mar 2008 B1
7366641 Masiewicz et al. Apr 2008 B1
7369340 Dang et al. May 2008 B1
7369343 Yeo et al. May 2008 B1
7372650 Kupferman May 2008 B1
7380147 Sun May 2008 B1
7392340 Dang et al. Jun 2008 B1
7404013 Masiewicz Jul 2008 B1
7406545 Rothberg et al. Jul 2008 B1
7415571 Hanan Aug 2008 B1
7436610 Thelin Oct 2008 B1
7437502 Coker Oct 2008 B1
7440214 Ell et al. Oct 2008 B1
7451344 Rothberg Nov 2008 B1
7471483 Ferris et al. Dec 2008 B1
7471486 Coker et al. Dec 2008 B1
7486060 Bennett Feb 2009 B1
7496493 Stevens Feb 2009 B1
7518819 Yu et al. Apr 2009 B1
7526184 Parkinen et al. Apr 2009 B1
7539924 Vasquez et al. May 2009 B1
7543117 Hanan Jun 2009 B1
7551383 Kupferman Jun 2009 B1
7562282 Rothberg Jul 2009 B1
7577973 Kapner, III et al. Aug 2009 B1
7596797 Kapner, III et al. Sep 2009 B1
7599139 Bombet et al. Oct 2009 B1
7619841 Kupferman Nov 2009 B1
7647544 Masiewicz Jan 2010 B1
7649704 Bombet et al. Jan 2010 B1
7653927 Kapner, III et al. Jan 2010 B1
7656603 Xing Feb 2010 B1
7656763 Jin et al. Feb 2010 B1
7657149 Boyle Feb 2010 B2
7672072 Boyle et al. Mar 2010 B1
7673075 Masiewicz Mar 2010 B1
7688540 Mei et al. Mar 2010 B1
7724461 McFadyen et al. May 2010 B1
7725584 Hanmann et al. May 2010 B1
7730295 Lee Jun 2010 B1
7760458 Trinh Jul 2010 B1
7768776 Szeremeta et al. Aug 2010 B1
7804657 Hogg et al. Sep 2010 B1
7813954 Price et al. Oct 2010 B1
7827320 Stevens Nov 2010 B1
7839588 Dang et al. Nov 2010 B1
7843660 Yeo Nov 2010 B1
7852596 Boyle et al. Dec 2010 B2
7859782 Lee Dec 2010 B1
7872822 Rothberg Jan 2011 B1
7898756 Wang Mar 2011 B1
7898762 Guo et al. Mar 2011 B1
7900037 Fallone et al. Mar 2011 B1
7907364 Boyle et al. Mar 2011 B2
7929234 Boyle et al. Apr 2011 B1
7933087 Tsai et al. Apr 2011 B1
7933090 Jung et al. Apr 2011 B1
7934030 Sargenti, Jr. et al. Apr 2011 B1
7940491 Szeremeta et al. May 2011 B2
7944639 Wang May 2011 B1
7945727 Rothberg et al. May 2011 B2
7949564 Hughes et al. May 2011 B1
7974029 Tsai et al. Jul 2011 B2
7974039 Xu et al. Jul 2011 B1
7982993 Tsai et al. Jul 2011 B1
7984200 Bombet et al. Jul 2011 B1
7990648 Wang Aug 2011 B1
7992179 Kepner, III et al. Aug 2011 B1
8004785 Tsai et al. Aug 2011 B1
8006027 Stevens et al. Aug 2011 B1
8014094 Jin Sep 2011 B1
8014977 Masiewicz et al. Sep 2011 B1
8019914 Vasquez et al. Sep 2011 B1
8040625 Boyle et al. Oct 2011 B1
8078943 Lee Dec 2011 B1
8079045 Krapf et al. Dec 2011 B2
8082433 Fallone et al. Dec 2011 B1
8085487 Jung et al. Dec 2011 B1
8089719 Dakroub Jan 2012 B1
8090902 Bennett et al. Jan 2012 B1
8090906 Blaha et al. Jan 2012 B1
8091112 Elliott et al. Jan 2012 B1
8094396 Zhang et al. Jan 2012 B1
8094401 Peng et al. Jan 2012 B1
8116020 Lee Feb 2012 B1
8116025 Chan et al. Feb 2012 B1
8134793 Vasquez et al. Mar 2012 B1
8134798 Thelin et al. Mar 2012 B1
8139301 Li et al. Mar 2012 B1
8139310 Hogg Mar 2012 B1
8144419 Liu Mar 2012 B1
8145452 Masiewicz et al. Mar 2012 B1
8149528 Suratman et al. Apr 2012 B1
8154812 Boyle et al. Apr 2012 B1
8159768 Miyamura Apr 2012 B1
8161328 Wilshire Apr 2012 B1
8164849 Szeremeta et al. Apr 2012 B1
8174780 Tsai et al. May 2012 B1
8190575 Ong et al. May 2012 B1
8194338 Zhang Jun 2012 B1
8194340 Boyle et al. Jun 2012 B1
8194341 Boyle Jun 2012 B1
8201066 Wang Jun 2012 B1
8271692 Dinh et al. Sep 2012 B1
8279550 Hogg Oct 2012 B1
8281218 Ybarra et al. Oct 2012 B1
8285923 Stevens Oct 2012 B2
8289656 Huber Oct 2012 B1
8305705 Roohr Nov 2012 B1
8307156 Codilian et al. Nov 2012 B1
8310775 Boguslawski et al. Nov 2012 B1
8315006 Chahwan et al. Nov 2012 B1
8316263 Gough et al. Nov 2012 B1
8320067 Tsai et al. Nov 2012 B1
8324974 Bennett Dec 2012 B1
8332695 Dalphy et al. Dec 2012 B2
8341337 Ong et al. Dec 2012 B1
8350628 Bennett Jan 2013 B1
8356184 Meyer et al. Jan 2013 B1
8370683 Ryan et al. Feb 2013 B1
8375225 Ybarra Feb 2013 B1
8375274 Bonke Feb 2013 B1
8380922 DeForest et al. Feb 2013 B1
8390948 Hogg Mar 2013 B2
8390952 Szeremeta Mar 2013 B1
8392689 Lott Mar 2013 B1
8407393 Yolar et al. Mar 2013 B1
8413010 Vasquez et al. Apr 2013 B1
8417566 Price et al. Apr 2013 B2
8421663 Bennett Apr 2013 B1
8422172 Dakroub et al. Apr 2013 B1
8427771 Tsai Apr 2013 B1
8429343 Tsai Apr 2013 B1
8433937 Wheelock et al. Apr 2013 B1
8433977 Vasquez et al. Apr 2013 B1
8458526 Dalphy et al. Jun 2013 B2
8462466 Huber Jun 2013 B2
8467151 Huber Jun 2013 B1
8489841 Strecke et al. Jul 2013 B1
8493679 Boguslawski et al. Jul 2013 B1
8498074 Mobley et al. Jul 2013 B1
8499198 Messenger et al. Jul 2013 B1
8512049 Huber et al. Aug 2013 B1
8514506 Li et al. Aug 2013 B1
8531791 Reid et al. Sep 2013 B1
8554741 Malina Oct 2013 B1
8560759 Boyle et al. Oct 2013 B1
8565053 Chung Oct 2013 B1
8576511 Coker et al. Nov 2013 B1
8578100 Huynh et al. Nov 2013 B1
8578242 Burton et al. Nov 2013 B1
8589773 Wang et al. Nov 2013 B1
8593753 Anderson Nov 2013 B1
8595432 Vinson et al. Nov 2013 B1
8599510 Fallone Dec 2013 B1
8601248 Thorsted Dec 2013 B2
8611032 Champion et al. Dec 2013 B2
8612650 Carrie et al. Dec 2013 B1
8612706 Madril et al. Dec 2013 B1
8612798 Tsai Dec 2013 B1
8619383 Jung et al. Dec 2013 B1
8621115 Bombet et al. Dec 2013 B1
8621133 Boyle Dec 2013 B1
8626463 Stevens et al. Jan 2014 B2
8630052 Jung et al. Jan 2014 B1
8630056 Ong Jan 2014 B1
8631188 Heath et al. Jan 2014 B1
8634158 Chahwan et al. Jan 2014 B1
8635412 Wilshire Jan 2014 B1
8640007 Schulze Jan 2014 B1
8654619 Cheng Feb 2014 B1
8661193 Cobos et al. Feb 2014 B1
8667248 Neppalli Mar 2014 B1
8670205 Malina et al. Mar 2014 B1
8683295 Syu et al. Mar 2014 B1
8683457 Hughes et al. Mar 2014 B1
8687306 Coker et al. Apr 2014 B1
8693133 Lee et al. Apr 2014 B1
8694841 Chung et al. Apr 2014 B1
8699159 Malina Apr 2014 B1
8699162 Grobis Apr 2014 B1
8699171 Boyle Apr 2014 B1
8699172 Gunderson et al. Apr 2014 B1
8699175 Olds et al. Apr 2014 B1
8699185 Teh et al. Apr 2014 B1
8700850 Lalouette Apr 2014 B1
8743502 Bonke et al. Jun 2014 B1
8749910 Dang et al. Jun 2014 B1
8751699 Tsai et al. Jun 2014 B1
8755141 Dang Jun 2014 B1
8755143 Wilson et al. Jun 2014 B2
8756361 Carlson et al. Jun 2014 B1
8756382 Carlson et al. Jun 2014 B1
8769593 Schwartz et al. Jul 2014 B1
8773802 Anderson et al. Jul 2014 B1
8780478 Huynh et al. Jul 2014 B1
8782334 Boyle et al. Jul 2014 B1
8793532 Tsai et al. Jul 2014 B1
8797669 Burton Aug 2014 B1
8799977 Kapner, III et al. Aug 2014 B1
8819375 Pruett et al. Aug 2014 B1
8825976 Jones Sep 2014 B1
8825977 Syu et al. Sep 2014 B1
20020059476 Yamada May 2002 A1
20090113702 Hogg May 2009 A1
20100306551 Meyer et al. Dec 2010 A1
20110226729 Hogg Sep 2011 A1
20120099216 Grobis Apr 2012 A1
20120159042 Lott et al. Jun 2012 A1
20120275050 Wilson et al. Nov 2012 A1
20120281963 Krapf et al. Nov 2012 A1
20120324980 Nguyen et al. Dec 2012 A1
20130135767 Hall et al. May 2013 A1
20140019680 Jin et al. Jan 2014 A1
20140122774 Xian May 2014 A1
20140136575 Zhao May 2014 A1
20140201424 Chen et al. Jul 2014 A1
20140310451 Lee Oct 2014 A1
Provisional Applications (1)
Number Date Country
61932134 Jan 2014 US