Patent Grant
8085009
This invention relates to energy savings devices, systems and methods, more particularly, an insulated gate bipolar transistor/field effect transistor (IGBT/FET) based energy savings device, system and method for use wherein a predetermined amount of voltage below a nominal line voltage and/or below a nominal appliance voltage is saved, thereby conserving energy.
Since the industrial revolution, the world's consumption of energy has grown at a steady rate. Most power generated and energy consumed is from the combustion of fossil fuels, a nonrenewable, natural resource that is rapidly becoming depleted. As the depletion of Earth's natural resources continues, power generation and energy conservation has become an increasingly important issue with governments in both this country and abroad. In addition, not only are governments concerned with power generation and energy conservation, but businesses and consumers are also concerned as the costs for such resources are rapidly increasing.
Not only do there exist worldwide concerns with power generation and energy conservation, but there also exist concerns with power distribution as well, especially in emerging economies. Although power generation and energy conservation are of great importance, the problem of power distribution is also of great concern as it involves existing infrastructure that is usually inadequate for properly distributing power and not readily suitable to be improved upon. This problematical situation is manifested by “brown outs” wherein a nominal AC voltage cannot be maintained in the face of a grid/generation overload.
Currently, governmental entities and power companies attempt to remedy brown out occurrences by elevating the AC voltage or adding power shedding generation at appropriate locations on the power grid. This method usually results in a wide disparity of voltages available to consumers in homes and/or business. The voltage increases may range from ten percent to fifteen percent (10%-15%) and, since power is calculated by Voltage2/load, the result of the governmental entities' and power companies' “remedy” can result in increased charges to the consumer of up to twenty-five percent (25%). Thus, rather than conserving energy, governmental entities and power companies are expending energy.
Furthermore, although most appliances and equipment used in businesses and homes are capable of performing, exactly to specification, at the nominal voltage minus ten percent (10%), most energy savings devices do not exploit this feature. Thus, a further potential for energy savings is oftentimes ignored.
Therefore, a need exists for an IGBT/FET-based energy savings device, system and method wherein a predetermined amount of voltage below a nominal line voltage and/or below a nominal appliance voltage is saved, thereby conserving energy.
The relevant prior art includes the following references:
The primary object of the present invention is to provide an IGBT/FET-based device, system and method wherein a predetermined amount of voltage below a nominal line voltage is saved, thereby conserving energy.
Another object of the present invention is to provide an IGBT/FET-based device, system and method wherein a predetermined amount of voltage below a nominal appliance voltage is saved, thereby conserving energy.
A further object of the present invention is to provide an IGBT/FET-based device, system and method that may be used for a variety of applications, including, but not limited to, whole house energy savings devices, motor controllers, small appliance regulators and any application wherein the measurement of AC current is required.
Another object of the present invention is to provide an IGBT/FET-based device, system and method that may be used for the following: controllers for refrigerators, freezers, air conditioners, AC electric motors and AC voltage; single, bi- and poly-phase whole house energy savings devices; commercial and industrial energy savings devices; and AC voltage regulators.
A further object of the present invention is to provide an IGBT/FET-based device, system and method that virtually eliminates brown outs caused by energy overload on a power grid.
An even further object of the present invention is to provide an IGBT/FET-based device, system and method that reduces a load on a power grid.
Another object of the present invention is to provide an IGBT/FET-based device, system and method that may be used to reduce the load imposed on a power grid during peak load times.
An even further object of the present invention is to provide an IGBT/FET-based device, system and method that permits governmental entities and/or power companies to manage power from a demand perspective as opposed to a production and/or delivery perspective.
Another object of the present invention is to provide an IGBT/FET-based device, system and method that is low in costs after the initial cost of the equipment utilized in the system is amortized.
Another object of the present invention is to provide an IGBT/FET-based device, system and method provides accurate power control and regulation.
Another object of the present invention is to provide an IGBT/FET-based device, system and method wherein the device may be programmed by a user for activation for a specific time and/or date period.
An even further object of the present invention is to provide an IGBT/FET-based device, system and method wherein a user may program individual and/or multiple energy savings percentage reductions.
A further object of the present invention is to provide an IGBT/FET-based device, system and method that is adaptable to a plurality of powers and/or frequencies.
A further object of the present invention is to provide an IGBT/FET-based device, system and method that may be small in size.
Another object of the present invention is to provide an IGBT/FET-based device, system and method that is preferably affordable to an end user.
An even further object of the present invention is to provide an IGBT/FET-based device, system and method that allows a user to manage peak demand at point of consumption rather than at point of generation.
Another object of the present invention is to provide an IGBT/FET-based device, system and method that provides galvanic isolation of a central processing unit (if utilized) from an AC power source.
An even further object of the present invention is to provide an IGBT/FET-based device, system and method that may include synchronous or random pulse width modulation.
Another object of the present invention is to provide an IGBT/FET-based device, system and method that reduces harmonics resulting from currently utilized energy savings devices.
The present invention fulfills the above and other objects by providing an IGBT/FET-based device, system and method wherein a predetermined amount of voltage below a nominal line voltage and/or below a nominal appliance voltage is saved, thereby conserving energy. Phase input connections are provided for inputting analog signals into the device and system. A magnetic flux concentrator senses the incoming analog signal and a volts zero crossing point detector determines the zero volts crossing point of the signal. The positive half cycle and negative half cycle of the signal is identified and routed to a digital signal processor for processing the signal. The signal is reduced by a driver control via pulse width modulation and the reduced amount of energy is outputted, thereby yielding an energy savings for an end user.
The above and other objects, features and advantages of the present invention should become even more readily apparent to those skilled in the art upon a reading of the following detailed description in conjunction with the drawings wherein there is shown and described illustrative embodiments of the invention.
In the following detailed description, reference will be made to the attached drawings in which:
For purposes of describing the preferred embodiment, the terminology used in reference to the numbered components in the drawings is as follows:
With reference to
A predetermined amount of incoming energy 19 having at least one analog signal 20 therein is inputted into the device and system 1 via an inputting means, which is preferably at least one phase input connection 2. A neutral 18 line is also provided in the device and system 1. As shown in
At least one phase input connection 2 is connected to at least one sensing means, which is preferably at least one magnetic flux concentrator 3, that senses the predetermined amount of incoming energy 19. The magnetic flux concentrator 3 galvanically isolates the current of the incoming energy 19 and reports any over-current conditions to a routing means, which is preferably at least one logic device 9. If there are any over-current conditions, then the over-current conditions are simultaneously reported to the logic device 9 and a processing means, which is preferably a digital signal processor 10, wherein the digital signal processor 10 immediately shuts down the device and system 1. This electronic breaker action is intended to safeguard the device and system 1 itself, as well as the terminal equipment used in conjunction with the device and system 1 in the event of a short circuit or overload. Thus, the logic device 9 provides total protection of the power control devices in the event of a software/firmware glitch and/or power line glitch or surge in real-time as the reaction time of the logic device 9 and digital signal processor 10 is preferably 5 μs. The logic device 9 arbitrates between the drive signals applied to the IGBT/FET half cycle control transistors 54 and 58 and the signals applied to the IGBT/FET shunt control transistors 59, 60, 67 and 68. Therefore, it avoids the IGBT/FET half cycle control transistors 54 and 58 and IGBT/FET shunt control transistors 59, 60, 67 and 68 from being simultaneously driven to an on-condition that could lead to the failure of the power control and/or shunt elements. The digital signal processor 10 preferably includes at least one A/D converter 11.
Prior to reporting the analog value of the phase current from the phase input connection 2 to the digital signal processor 10, the magnetic flux concentrator 3 first transmits the incoming energy 19 through at least one signal conditioning means, which is preferably at least one analog signal conditioning device 4. After the signal(s) have been conditioned, a method which is described below, the conditioned signals are then sent to a volts zero crossing point determining means, which is preferably at least one volts zero crossing point detector 5, for detecting the point where the AC voltage goes through zero volts relative to neutral 18, which is commonly referred to as a zero crossing point.
After the zero crossing point is detected and if using a three-phase electrical system, the conditioned signal then enters at least one loss detecting means, which is preferably at least one lost phase detection device 6 and at least one phase rotation determination and rotating means, which is preferably at least one phase rotation device 7, so as to prepare the signal for proper inputting into at least one half cycle identifying means, which is preferably at lest one half cycle identifier 8, and then the logic device 9 and digital signal processor 10. Details of the half cycle identifier 8 are discussed below.
The power control is executed via at least one voltage reducing means, which preferably includes at least one IGBT/FET drive control 15, in electrical connection with the digital signal processor 10 to reduce the energy a predetermined amount. Prior to the processed signals entering the reducing means, however, the signals may once again be conditioned through at least one analog signal conditioning device 4 so as to clean a signal to remove any spurious signals or transient signals. The command signals to exercise control of the IGBT/FET drive control 15 of the voltage reducing means are determined by the digital signal processor 10 and mitigated by the logic device 9.
The reduced energy 24 then enters at least one magnetic flux concentrator 3 and then enters at least one outputting means, which is preferably at least one phase output connection 17, and is outputted to an electrically-operated device for consumption.
The system and device 1 is powered via a powering means, which is preferably a power supply unit 12 in electrical connection with the digital signal processor 10. A resetting means, which is preferably a reset switch 13, is preferably provided to permit a user to reset the device and system 1 as desired. In addition, an indicator means, such as a light emitting diode 14, may be in electrical connection withe reset switch 13 so as to alert a user if the device and system 1 needs to be reset.
The device and system 1 may optionally include at least one digital electricity meter 50 and at least one communication means, such as a USB communications interface 25, capable of interfacing with at least one computing device 16 having at least one USB port 74 and at least one window interface 40, via wired or wireless transmission. The USB communications interface 25 permits a user to monitor, display and/or configure the device and system 1 via his/her computing device 16. However, inclusion of the USB communications interface 25 is not necessary in the implementation of the device and system 1. In addition, a real time clock 49 may optionally be incorporated within the digital signal processor 10 of or otherwise connected to the energy savings device and system 1.
A user may determine the operational manner in which to use the energy savings device and system 1 of the present invention, e.g., a user may select how he/she would like to save energy by either inputting the desired RMS value, inputting the desired percentage voltage or inputting the desired percentage savings reduction into a computing device 16. For example, if a user chooses to reduce the incoming voltage by a fixed percentage, the energy savings device and system 1 permits such voltage percentage reduction and automatically lowers the voltage so as to be consistent with a maximum allowed harmonic content by establishing a lower voltage threshold. The lower voltage threshold assures that in lower or brown-out conditions, the system and device 1 does not continue to attempt to reduce the available voltage by the percentage reduction specified.
The housing 27 snaps together and bears on the conductor 28, which is preferably a cable, to ensure that the conductor 28 is held firmly against the housing 27. The housing top half 29 may be formed in various sizes so as to accommodate differing wire gauges. A plurality of apertures 38 of various sizes may be formed when the halves 29 and 30 are snapped together so as to accommodate conductors 28 of various widths. The magnetic flux concentrator 3 provides galvanic isolation of the incoming energy 19, performs accurate current measurement, is adaptable to any range of currents through multiple cable passages located within the housing 27, provides high voltage galvanic isolation, has zero harmonic distortion and superb linearity. In addition, since the current measurement range is determined by mechanical means, no changes are necessary to the printed circuit board 26. The following equation determines the approximate sensitivity:
Vout=0.06*I/(D+0.3 mm)
where I=current in the conductor 28 and D=the distance in mm from the top surface of the magnetic flux concentrator chip 37 to the center of the conductor 28.
Since no electrical connection is made to the measurement target, full galvanic isolation is achieved. Moreover, there is zero insertion loss and, therefore, no heat is dissipated nor energy lost as there is no electrical connection made nor is a shunt or a transformer used.
With reference to
To properly condition the sine wave signal, operational amplifiers 70 are utilized. An operational amplifier 70 is configured as an active, second order, low pass filter to remove or reduce harmonics and any transients or interfering signals that may be present. When utilizing such filter, however, group delay occurs wherein the group delay offsets, in time, the zero crossing of the filtered signal from the actual zero crossing point of the incoming AC sine wave. To remedy the delay, operational amplifiers 70 are provided to allow the phase change necessary to correct the zero crossing point accurately in time as required. The output of the operational amplifiers 70 is the fully conditioned 50/60 Hz sine wave signal that is connected to the A/D converter 11 of the digital signal processor 10 (see
Additional conditioning of the zero cross signal is further performed by a Schmidt buffer 35. Subsequent to the additional signal processing, a very accurate square wave 69 accurate to a few millivolts of the actual volts zero crossing point 21 of the sine wave is produced.
In a three-phase electrical system, the phase rotation maybe either A-B-C or A-C-B. To enable the digital signal processor 10 to properly function, the phase rotation must first be ascertained. The comparators 34 are used to detect the volts zero crossing point(s) 21 and report the point(s) 21 to the digital signal processor 10. The digital signal processor 10, in turn, makes the rotational timing through timing logic. Each of the operational amplifiers 70 act as a simple comparator 34 with the input signal, in each case provided by the inverse parallel pairs of diodes 53 in conjunction with the series resistors 63.
The operational amplifiers 70, which are configured as window comparators 34, have separate switching thresholds determined by at least one resistor 63. As shown in
With reference to
The logic device 9 performs the routing function to assure that all signals are appropriate to the instantaneous requirement and polarity of the incoming sine wave 39 and performs the pulse width modulation function so as to assure the safe operation of the energy savings device and system 1, regardless of the state of the digital signal processor 10, presence of noise, interference or transients. The circuitry of the isolator 71, as shown in
Dealing with a resistive load is much less demanding than dealing with a reactive load, in particular, an inductively reactive load. Currently, pulse width modulation (PWM) is defined as modulation of a pulse carrier wherein the value of each instantaneous sample of a modulating wave produces a pulse of proportional duration by varying the leading, trailing, or both edges of a pulse and which is also known as pulse-duration modulation. However, for purposes of this invention and application, PWM is defined as the modulation of a pulse carrier wherein at least one slice is removed from an area under the curve of a modulating wave. When PWM is applied directly to the incoming power, the inductive component reacts when power is removed and attempts to keep the current going and will raise its self-generated voltage until the current finds a discharge path. This circumstance, without the shunt circuitry, would destroy the half cycle control transistors.
Therefore, the logic device 9 is a “supervisor” wherein it takes the appropriate action should the digital signal processor 10 “hang-up”, if there is an over-current condition or if there is a phase loss. In any of these situations, the logic device 9 responds immediately, in real time, to safeguard the half cycle control transistors and shunt devices and the equipment connected to it.
Additionally, the logic device 9 mitigates the complex drive requirements of the IGBT/FET half cycle control transistors 54 and 58 and the IGBT/FET shunt control transistors 59, 60, 67 and 68 and, to an extent, unloads the digital signal processor 10 of this task. Since the logic device 9 controls this function, it may be performed in real time and, therefore, the timing control of the drive requirements can be held to much stricter limits than would be achieved by the digital signal processor 10. The ability to respond in real time is important to the safe, reliable operation of the energy savings device and system 1 of the present invention.
The original shape of the input sine wave is retained and, since modulation can be made high, possibly 10's of KHz, filtering of the output is possible due to the smaller size of the wound components becoming a practical proposition. The overall effect is realized when the root-mean-square value (RMS), which is the square root of the time average of the square of a quantity or, for a periodic quantity, the average is taken over one complete cycle and which is also referred to as the effective value, is correctly measured and the output voltage is seen to be reduced by a percentage similar to the mark space ratio employed. Reduced voltage results in reduced current, thereby resulting in reduced power consumed by an end user.
Since IGBT and FET devices are unipolar in nature, in the case of AC control, it is necessary to provide at least one IGBT/FET drive control 15 to control each half cycle. Furthermore, to avoid reverse biasing, steering diodes are used to route each half cycle to the appropriate device. Additionally, many IGBT and FET devices have a parasitic diode shunting main element wherein connecting two IGBT or FET devices in inverse parallel would result in having two of the parasitic diodes in inverse parallel, thereby rendering the arrangement inoperative as a controlling element.
The diodes 53 are connected across the positive half cycle transistor 54 and the negative half cycle control transistor 58 and works ideally for a purely resistive load or a current-leading reactive load. However, when driving a load with a current lagging power factor, when the current in an inductively reactive component is suddenly removed, as is the case when the modulation occurs, the collapsing magnetic field attempts to keep the current going, similar to an electronic fly-wheel, and produces an EMF that will rise in voltage until it finds a discharge path that will enable release of the energy. With this arrangement, this “back EMF” would cause active components of the half cycle control element to fail. To prevent this from occurring, additional IGBT/FET shunt control transistors 59, 60, 67 and 68 are placed in a shunt configuration.
During the positive half cycle, the positive half cycle control transistor 54 modulates and a diode 53 is active during the complete positive half cycle. The IGBT second shunt control transistor 60 is turned fully on and a diode 53 is active. Therefore, any opposite polarity voltages resulting from the back EMF of the load are automatically clamped.
During the negative half cycle, the other devices comprised in series and shunt networks are activated in a similar manner.
During the switching transitions, a spike may be present which may last for a very short period of time. The spike is clamped by the transorb devices 52, which are capable of absorbing large amounts of energy for a very short period of time and enables vary fast response time. The transorb devices 52 also clamp any mains bourn transient signals due to lightning strikes or other sources that could otherwise damage the active components of the half cycle transistors or shunt transistors. Further, while each half cycle transistor is pulse width modulating, the other half cycle transistor is turned fully on for the precise duration of the half cycle. The duties of these half cycle transistors reverse during the next half cycle. This process provides complete protection against the back EMF signals discussed above. This arrangement is necessary, especially near the zero crossing time when both shunt elements are in transition.
Each of the IGBT/FET half cycle control transistors 54 and 58 and the IGBT/FET shunt control transistors 59, 60, 67 and 68 have insulated gate characteristics that require the devices to be enhanced to enable them to turn on. This enhancement voltage is preferably 12 Volts in magnitude and is preferably supplied by a floating power supply, preferably one for each pair. This is only possible since the IBGT/FET devices are operated in the common emitter mode in the case of the IGBT's and in the common source mode in the case of the FET's; otherwise, four isolated power supplies would be required for each phase. Each of the pairs requires a separate drive signal that is provided by the isolated, optically-coupled drivers 66. These drivers 66 make use of the isolated supplies and serve to very rapidly turn-on and turn-off each power device. These drivers 66 are active in both directions, which is necessary since the input capacitance of the power devices are high and have to be actively discharged rapidly at the turn-off point and charged rapidly at the turn-on point.
The problem with direct pulse width modulation is when driving an inductively reactive load as when the IGBT modulates off, there is a back EMF that needs to be clamped. Referring to
Due to modulation of the positive half cycle, a back EMF signal occurs. Since the negative half cycle control transistor 58 is on during this time, the negative back EMF is passed through a diode 53 to be clamped at the simultaneous AC positive half cycle voltage.
Although no modulation is applied to the IGBT first shunt control transistor 59 and the IGBT second shunt control transistor 60, these transistors 59 and 60 work in conjunction with diodes 53 in a similar manner as set forth above.
As shown in
Similarly, as shown in
In summary, there are two clamping stratagem used, the first for the positive half cycle and the second for the negative half cycle. During the positive half cycle, when the positive half cycle control transistor 54 is modulated, the negative half cycle control transistor 58 and the second shunt control transistor 60 are on. During the negative half cycle, when the negative half cycle control transistor 58 is modulated, the positive half cycle control transistor 54 and the IGBT first shunt control transistor 59 are on.
The hardware utilized in the IGBT-based and FET-based energy savings device and method 1 of the present invention is identical with the only difference being the IGBT/FET half cycle control transistors 54 and 58 and the IGBT/FET shunt control transistors 59, 60, 67 and 68. The circuitry diagrams of the IGBT-based circuitry
With reference to
The power supply unit 12 is fully-isolated and double-regulated in design. At the input, a rectifier 72 composed of diodes 53 accepts single, bi- and three-phase power. The power is applied to a switching regulator 90 and integrated circuit 62 via a transformer 57. In view of the large voltages existing across the DC terminals, the switching regulator 90 and integrated circuit 62 is supplemented by a FET transistor 73 employed in a StackFET configuration in order to raise its working voltage. The secondary of transformer 57 has a diode 53 and a reservoir capacitor 56. The DC voltage across capacitor 56 is passed via the network resistors 63 and a Zener diode 75 to an optical isolator 65 and finally to the feedback terminals. Use of the optical isolator 65 guarantees galvanic isolation between the input and the supply output (6.4V DC). Finally, the output of the linear voltage regulators 81 (3.3VA DC) is passed to a operational amplifier 70, which is configured as a unity gain buffer with two resistors 63 that set the split rail voltage. The main neutral is connected to this split rail point and also a zero Ohm resistor. An inductor 78 isolates the supply rail digital (+3.3V) from the analog (3.3VA) and reduce noise.
Next,
The circuitry of a USB communications interface 25 is shown in
Since the main printed circuit board is not isolated from neutral, it is necessary to galvanically isolate the USB communications interface 25. Use is made of the built-in serial communications feature of the digital signal processor 10 to serially communicate with the communication means 46. Signals, on the user side of the isolation barrier, are applied to an integrated circuit 62, which is a device that takes serial data and translates it to USB data for direct connection to a computing device 16 via a host USB port 74. The host USB 5V power is used to power the communication means 46 and voids the necessity of providing isolated power from the unit. Preferably, there are two activity light emitting diodes 14, that indicate activity on the TX (transmit) and RX (receive) channels. Communications preferably operates at 9600 Baud, which is adequate in view of the small amount of data passed.
Although the inclusion of a communications means is not necessary in the performance of the energy savings device and system 1, it is a feature that permits easier use of the device and system 1.
Finally, with reference to
In the operational field 43, a user may select the manner in which he/she/it desires to conserve energy. The manners include voltage reduction percentage wherein the output Volts is adjusted by a fixed percentage, savings reduction percentage wherein the output Volts is aimed at achieving a savings percentage and voltage regulation wherein the root mean squared Volts output is a pre-set value.
The phase field 44 permits a user to select the phase type used in connection with the energy savings device and system 1, i.e., single phase, bi-phase or three phase.
The startup field 45 permits a user to configure the system and device 1 to randomly start and/or to have a delayed or “soft start” wherein the user input the delay time in seconds in which the system and device will start.
The calibration field 46 permits a user to input the precise calibrations desired and/or to rotate the phases.
The setpoints field 47 displays the settings selected by the user and shows the amount of energy saved by utilizing the energy savings device and system 1 as voltage regulation, voltage reduction percentage or power savings reduction percentage. With respect to percentage voltage reduction, the lower limit RMS is set below the incoming voltage passed therethrough to permit the incoming voltage to be passed through when it is less than or equal to the lower limit voltage. With respect to the percentage savings reduction, the lower limit RMS is set below the incoming voltage passed therethrough.
Indicators 48 are provided on the windows interface 40 display operating current, operating voltage, line frequency, calculated power savings and phase rotation.
A real time clock 49 may be incorporated into the windows interface 40 to allow programming of additional voltage reduction for a predetermined time and a predetermined operational time, e.g., for seasons, days of the week, hours of the day, for a predetermined operational time. In addition, a user may program the energy savings device and system 1 to operate during various times of the day. The real time clock 49 is set through a communications port or fixed to allow the selection of defined seasonal dates and time when, through experience, are known to exhibit power grid overload. During these times, the system allows further reduction of the regulated AC voltage, thereby reducing the load on the grid. Multiple time can be defined each with its own additional percentage reduction or voltage drop.
The digital electricity meter 50 provides a means to log statistical data on power usage, power factor and surges. The digital electricity meter 50 also provides the ability to include capacitors for power factor correction, operates on single, bi and three-phase systems and operates on all world wide voltages. It may be used remotely or locally to disable or enable the user's power supply at will by the provider. In addition, the digital electricity meter 50 may detect when the energy savings device and system 1 has been bridged by an end user attempting to avoid paying for energy consumption wherein the provider is alerted to such abuse. Finally, use of the real time clock 49 permits a user and/or provider to reduce the consumption of power at selected times of a day or for a selected time period, thereby relieving and/or eliminating brown-out conditions.
It is to be understood that while a preferred embodiment of the invention is illustrated, it is not to be limited to the specific form or arrangement of parts herein described and shown. It will be apparent to those skilled in the art that various changes may be made without departing from the scope of the invention and the invention is not be considered limited to what is shown and described in the specification and drawings.
This application claims the benefit of U.S. Provisional Application Nos. 60/964,587 filed Aug. 13, 2007; 60/966,124 filed Aug. 24, 2007; 61/009,844 filed Jan. 3, 2008; 61/009,846 filed Jan. 3, 2008; 61/009,845 filed Jan. 3, 2008; and 61/009,806 filed Jan. 3, 2008.
| Number | Name | Date | Kind |
|---|---|---|---|
| 2276358 | Vickers | Mar 1942 | A |
| 2345933 | Green et al. | Apr 1944 | A |
| 3470443 | Nola, et al. | Sep 1969 | A |
| 3470446 | Nola, et al. | Sep 1969 | A |
| 3523228 | Nola, et al. | Aug 1970 | A |
| 3541361 | Nola | Nov 1970 | A |
| 3582774 | Forgacs | Jun 1971 | A |
| 3671849 | Kingston | Jun 1972 | A |
| 3718846 | Bejach | Feb 1973 | A |
| 3740629 | Kohlhagen | Jun 1973 | A |
| 3753472 | Dybwad et al. | Aug 1973 | A |
| 3860858 | Nola | Jan 1975 | A |
| 3959719 | Espelage | May 1976 | A |
| 3976987 | Anger | Aug 1976 | A |
| 4039946 | Nola | Aug 1977 | A |
| 4052648 | Nola | Oct 1977 | A |
| 4096436 | Cook et al. | Jun 1978 | A |
| 4168491 | Phillips et al. | Sep 1979 | A |
| 4266177 | Nola | May 1981 | A |
| 4333046 | Lee | Jun 1982 | A |
| 4346339 | Lewandowski | Aug 1982 | A |
| 4353025 | Dobkin | Oct 1982 | A |
| 4388585 | Nola | Jun 1983 | A |
| 4400657 | Nola | Aug 1983 | A |
| 4404511 | Nola | Sep 1983 | A |
| 4412167 | Green et al. | Oct 1983 | A |
| 4417190 | Nola | Nov 1983 | A |
| 4426614 | Nola | Jan 1984 | A |
| 4429269 | Brown | Jan 1984 | A |
| 4433276 | Nola | Feb 1984 | A |
| 4439718 | Nola | Mar 1984 | A |
| 4456871 | Stich | Jun 1984 | A |
| 4469998 | Nola | Sep 1984 | A |
| 4489243 | Nola | Dec 1984 | A |
| 4513240 | Putman | Apr 1985 | A |
| 4513274 | Halder | Apr 1985 | A |
| 4616174 | Jorgensen | Oct 1986 | A |
| 4644234 | Nola | Feb 1987 | A |
| 4649287 | Nola | Mar 1987 | A |
| 4659981 | Lumsden | Apr 1987 | A |
| 4679133 | Moscovici | Jul 1987 | A |
| 4689548 | Mechlenburg | Aug 1987 | A |
| 4706017 | Wilson | Nov 1987 | A |
| 4819180 | Hedman et al. | Apr 1989 | A |
| 4859926 | Wolze | Aug 1989 | A |
| 4876468 | Libert | Oct 1989 | A |
| 5003192 | Beigel | Mar 1991 | A |
| 5066896 | Bertenshaw et al. | Nov 1991 | A |
| 5134356 | El-Sharkawi et al. | Jul 1992 | A |
| 5136216 | Wills et al. | Aug 1992 | A |
| 5180970 | Ross | Jan 1993 | A |
| 5202621 | Reischer | Apr 1993 | A |
| 5214621 | Maggelet et al. | May 1993 | A |
| 5227735 | Lumsden | Jul 1993 | A |
| 5239255 | Schanin et al. | Aug 1993 | A |
| 5259034 | Lumsden | Nov 1993 | A |
| 5299266 | Lumsden | Mar 1994 | A |
| 5332965 | Wolf et al. | Jul 1994 | A |
| 5350988 | Le | Sep 1994 | A |
| 5362206 | Westerman et al. | Nov 1994 | A |
| 5442335 | Cantin et al. | Aug 1995 | A |
| 5481140 | Maruyama et al. | Jan 1996 | A |
| 5481225 | Lumsden et al. | Jan 1996 | A |
| 5506484 | Munro et al. | Apr 1996 | A |
| 5543667 | Shavit et al. | Aug 1996 | A |
| 5559685 | Lauw et al. | Sep 1996 | A |
| 5600549 | Cross | Feb 1997 | A |
| 5614811 | Sagalovich et al. | Mar 1997 | A |
| 5615097 | Cross | Mar 1997 | A |
| 5625236 | Lefebvre et al. | Apr 1997 | A |
| 5635826 | Sugawara | Jun 1997 | A |
| 5637975 | Pummer et al. | Jun 1997 | A |
| 5652504 | Bangerter | Jul 1997 | A |
| 5699276 | Roos | Dec 1997 | A |
| 5732109 | Takahashi | Mar 1998 | A |
| 5747972 | Baretich et al. | May 1998 | A |
| 5754036 | Walker | May 1998 | A |
| 5828200 | Ligman et al. | Oct 1998 | A |
| 5880578 | Oliveira et al. | Mar 1999 | A |
| 5909138 | Stendahl | Jun 1999 | A |
| 5936855 | Salmon | Aug 1999 | A |
| 5942895 | Popovic et al. | Aug 1999 | A |
| 5945746 | Tracewell et al. | Aug 1999 | A |
| 5946203 | Jiang et al. | Aug 1999 | A |
| 5994898 | DiMarzio et al. | Nov 1999 | A |
| 6005367 | Rohde | Dec 1999 | A |
| 6013999 | Nola et al. | Jan 2000 | A |
| 6055171 | Ishii et al. | Apr 2000 | A |
| 6118239 | Kadah | Sep 2000 | A |
| 6184672 | Berkcan | Feb 2001 | B1 |
| 6191568 | Poletti | Feb 2001 | B1 |
| 6198312 | Floyd | Mar 2001 | B1 |
| 6225759 | Bogdan et al. | May 2001 | B1 |
| 6259610 | Karl et al. | Jul 2001 | B1 |
| 6265881 | Meliopoulos et al. | Jul 2001 | B1 |
| 6274999 | Fujii et al. | Aug 2001 | B1 |
| 6297610 | Bauer et al. | Oct 2001 | B1 |
| 6326773 | Okuma et al. | Dec 2001 | B1 |
| 6346778 | Mason et al. | Feb 2002 | B1 |
| 6351400 | Lumsden | Feb 2002 | B1 |
| 6400098 | Pun | Jun 2002 | B1 |
| 6411155 | Pezzani | Jun 2002 | B2 |
| 6414455 | Watson | Jul 2002 | B1 |
| 6414475 | Dames et al. | Jul 2002 | B1 |
| 6426632 | Clunn | Jul 2002 | B1 |
| 6449567 | Desai et al. | Sep 2002 | B1 |
| 6459606 | Jadric | Oct 2002 | B1 |
| 6483247 | Edwards et al. | Nov 2002 | B2 |
| 6486641 | Scoggins et al. | Nov 2002 | B2 |
| 6489742 | Lumsden | Dec 2002 | B2 |
| 6490872 | Beck et al. | Dec 2002 | B1 |
| 6528957 | Luchaco | Mar 2003 | B1 |
| 6548988 | Duff, Jr. | Apr 2003 | B2 |
| 6548989 | Duff, Jr. | Apr 2003 | B2 |
| 6553353 | Littlejohn | Apr 2003 | B1 |
| 6599095 | Takada et al. | Jul 2003 | B1 |
| 6618031 | Bohn, Jr. et al. | Sep 2003 | B1 |
| 6643149 | Arnet et al. | Nov 2003 | B2 |
| 6650554 | Darshan | Nov 2003 | B2 |
| 6657404 | Clark et al. | Dec 2003 | B1 |
| 6662821 | Jacobsen et al. | Dec 2003 | B2 |
| 6664771 | Scoggins et al. | Dec 2003 | B2 |
| 6678176 | Lumsden | Jan 2004 | B2 |
| 6690594 | Amarillas et al. | Feb 2004 | B2 |
| 6690704 | Fallon et al. | Feb 2004 | B2 |
| 6718213 | Enberg | Apr 2004 | B1 |
| 6724043 | Ekkanath Madathil | Apr 2004 | B1 |
| 6747368 | Jarrett, Jr. | Jun 2004 | B2 |
| 6774610 | Orozco | Aug 2004 | B2 |
| 6781423 | Knoedgen | Aug 2004 | B1 |
| 6801022 | Fa | Oct 2004 | B2 |
| 6836099 | Amarillas et al. | Dec 2004 | B1 |
| 6849834 | Smolenski et al. | Feb 2005 | B2 |
| 6912911 | Oh et al. | Jul 2005 | B2 |
| 6952355 | Riggio et al. | Oct 2005 | B2 |
| 6963195 | Berkcan | Nov 2005 | B1 |
| 6963773 | Waltman et al. | Nov 2005 | B2 |
| 7010363 | Donnelly et al. | Mar 2006 | B2 |
| 7019474 | Rice et al. | Mar 2006 | B2 |
| 7019498 | Pippin et al. | Mar 2006 | B2 |
| 7019992 | Weber | Mar 2006 | B1 |
| 7019995 | Niemand et al. | Mar 2006 | B2 |
| 7045913 | Ebrahim et al. | May 2006 | B2 |
| 7049758 | Weyhrauch et al. | May 2006 | B2 |
| 7049976 | Hunt et al. | May 2006 | B2 |
| 7061189 | Newman, Jr. et al. | Jun 2006 | B2 |
| 7062361 | Lane | Jun 2006 | B1 |
| 7068184 | Yee et al. | Jun 2006 | B2 |
| 7081729 | Chang et al. | Jul 2006 | B2 |
| 7091559 | Fragapane et al. | Aug 2006 | B2 |
| 7106031 | Hayakawa et al. | Sep 2006 | B2 |
| 7119576 | Langhammer et al. | Oct 2006 | B1 |
| 7123491 | Kusumi | Oct 2006 | B1 |
| 7136724 | Enberg | Nov 2006 | B2 |
| 7157898 | Hastings et al. | Jan 2007 | B2 |
| 7164238 | Kazanov et al. | Jan 2007 | B2 |
| 7188260 | Shaffer et al. | Mar 2007 | B1 |
| 7205822 | Torres et al. | Apr 2007 | B2 |
| 7211982 | Chang et al. | May 2007 | B1 |
| 7245100 | Takahashi | Jul 2007 | B2 |
| 7250748 | Hastings et al. | Jul 2007 | B2 |
| 7256564 | MacKay | Aug 2007 | B2 |
| 7259546 | Hastings et al. | Aug 2007 | B1 |
| 7263450 | Hunter | Aug 2007 | B2 |
| 7279860 | MacKay | Oct 2007 | B2 |
| 7288911 | MacKay | Oct 2007 | B2 |
| 7298132 | Woolsey et al. | Nov 2007 | B2 |
| 7298133 | Hastings et al. | Nov 2007 | B2 |
| 7301308 | Aker et al. | Nov 2007 | B2 |
| 7309973 | Garza | Dec 2007 | B2 |
| 7336463 | Russell et al. | Feb 2008 | B2 |
| 7336514 | Amarillas et al. | Feb 2008 | B2 |
| 7349765 | Reaume et al. | Mar 2008 | B2 |
| 7355865 | Royak et al. | Apr 2008 | B2 |
| 7358724 | Taylor et al. | Apr 2008 | B2 |
| 7378821 | Simpson, III | May 2008 | B2 |
| 7386713 | Madter et al. | Jun 2008 | B2 |
| 7394397 | Nguyen et al. | Jul 2008 | B2 |
| 7397212 | Turner | Jul 2008 | B2 |
| 7397225 | Schulz | Jul 2008 | B2 |
| 7412185 | Hall et al. | Aug 2008 | B2 |
| 7417410 | Clark, III et al. | Aug 2008 | B2 |
| 7417420 | Shuey et al. | Aug 2008 | B2 |
| 7436233 | Yee et al. | Oct 2008 | B2 |
| 7446514 | Li et al. | Nov 2008 | B1 |
| 7525296 | Billig et al. | Apr 2009 | B2 |
| 7528503 | Rognli et al. | May 2009 | B2 |
| 7602136 | Garza | Oct 2009 | B2 |
| 7605495 | Achart | Oct 2009 | B2 |
| 7615989 | Kojori | Nov 2009 | B2 |
| 7622910 | Kojori | Nov 2009 | B2 |
| 7719214 | Leehey | May 2010 | B2 |
| 7791326 | Dahlman et al. | Sep 2010 | B2 |
| 7902788 | Garza | Mar 2011 | B2 |
| 7919958 | Oettinger et al. | Apr 2011 | B2 |
| 8004255 | Lumsden | Aug 2011 | B2 |
| 20010010032 | Ehlers et al. | Jul 2001 | A1 |
| 20020109477 | Ikezawa | Aug 2002 | A1 |
| 20030090362 | Hardwick | May 2003 | A1 |
| 20030181288 | Phillippe | Sep 2003 | A1 |
| 20040153170 | Santacatterina et al. | Aug 2004 | A1 |
| 20040181698 | Williams | Sep 2004 | A1 |
| 20040189265 | Rice et al. | Sep 2004 | A1 |
| 20040239335 | McClelland et al. | Dec 2004 | A1 |
| 20050033951 | Madter et al. | Feb 2005 | A1 |
| 20050068013 | Scoggins | Mar 2005 | A1 |
| 20050073295 | Hastings et al. | Apr 2005 | A1 |
| 20060103365 | Ben-Yaacov | May 2006 | A1 |
| 20060175674 | Taylor et al. | Aug 2006 | A1 |
| 20060276938 | Miller | Dec 2006 | A1 |
| 20070024250 | Simpson, III | Feb 2007 | A1 |
| 20070024264 | Lestician | Feb 2007 | A1 |
| 20070037567 | Ungless et al. | Feb 2007 | A1 |
| 20070069668 | MacKay | Mar 2007 | A1 |
| 20070071047 | Huang et al. | Mar 2007 | A1 |
| 20070213776 | Brink | Sep 2007 | A1 |
| 20070244603 | Level | Oct 2007 | A1 |
| 20070279053 | Taylor et al. | Dec 2007 | A1 |
| 20070283175 | Marinkovic et al. | Dec 2007 | A1 |
| 20070290645 | Boyadjieff et al. | Dec 2007 | A1 |
| 20070300084 | Goodrum et al. | Dec 2007 | A1 |
| 20070300085 | Goodrum et al. | Dec 2007 | A1 |
| 20080005044 | Benya et al. | Jan 2008 | A1 |
| 20080043506 | Ozaki et al. | Feb 2008 | A1 |
| 20080049452 | Van Bodegraven | Feb 2008 | A1 |
| 20080104430 | Malone et al. | May 2008 | A1 |
| 20080116825 | Descarries et al. | May 2008 | A1 |
| 20080121448 | Betz et al. | May 2008 | A1 |
| 20080177678 | Di Martini et al. | Jul 2008 | A1 |
| 20080221737 | Josephson et al. | Sep 2008 | A1 |
| 20080272934 | Wang et al. | Nov 2008 | A1 |
| 20080281473 | Pitt | Nov 2008 | A1 |
| 20080290731 | Cassidy | Nov 2008 | A1 |
| 20080291607 | Braunstein et al. | Nov 2008 | A1 |
| 20090018706 | Wittner | Jan 2009 | A1 |
| 20090045804 | Durling et al. | Feb 2009 | A1 |
| 20090046490 | Lumsden | Feb 2009 | A1 |
| 20090051344 | Lumsden | Feb 2009 | A1 |
| 20090062970 | Forbes, Jr. et al. | Mar 2009 | A1 |
| 20090063228 | Forbes, Jr. | Mar 2009 | A1 |
| 20090083167 | Subbloie | Mar 2009 | A1 |
| 20090085545 | Shen et al. | Apr 2009 | A1 |
| 20090088907 | Lewis et al. | Apr 2009 | A1 |
| 20090094173 | Smith et al. | Apr 2009 | A1 |
| 20090105888 | Flohr et al. | Apr 2009 | A1 |
| 20090154206 | Fouquet et al. | Jun 2009 | A1 |
| 20090160267 | Kates | Jun 2009 | A1 |
| 20090189581 | Lawson et al. | Jul 2009 | A1 |
| 20090200981 | Lumsden | Aug 2009 | A1 |
| 20100001704 | Williams | Jan 2010 | A1 |
| 20100013427 | Kelley | Jan 2010 | A1 |
| 20100033155 | Lumsden | Feb 2010 | A1 |
| 20100117588 | Kelley | May 2010 | A9 |
| 20100320956 | Lumsden et al. | Dec 2010 | A1 |
| 20110080130 | Venkataraman | Apr 2011 | A1 |
| 20110121775 | Garza | May 2011 | A1 |
| 20110182094 | Lumsden et al. | Jul 2011 | A1 |
| Number | Date | Country |
|---|---|---|
| 1650860 | Aug 2008 | EP |
| 11-007328 | Jan 1999 | JP |
| 11-241687 | Sep 1999 | JP |
| 2001-245496 | Sep 2001 | JP |
| 2010-502533 | Jan 2010 | JP |
| 10-2001-0006838 | Jan 2001 | KR |
| 10-2009-0009872 | Jan 2009 | KR |
| WO 00-66892 | Nov 2000 | WO |
| Number | Date | Country | |
|---|---|---|---|
| 20090046490 A1 | Feb 2009 | US |
| Number | Date | Country | |
|---|---|---|---|
| 60964587 | Aug 2007 | US | |
| 60966124 | Aug 2007 | US | |
| 61009844 | Jan 2008 | US | |
| 61009846 | Jan 2008 | US | |
| 61009845 | Jan 2008 | US | |
| 61009806 | Jan 2008 | US |
