Patent Grant
11409208
The present invention relates to an exposure head and an image forming apparatus.
In a field of a printer which is an electrophotographic image forming apparatus, a method is generally known in which an exposure head is used to expose a photosensitive drum to form a latent image. Here, for the exposure head, an LED (Light Emitting Diode) or an organic EL (Organic Electro Luminescence), for example is used. The exposure head comprises a light emitting element array extended in the longitudinal direction of the photosensitive drum, and a rod lens array for forming an image of light from the light emitting element array, on the photosensitive drum. It is known that an LED or an organic EL has a surface emitting shape in which the emitting direction of light from the emitting surface is in the same direction as the rod lens array. Here, the length of the light emitting element array is determined depending on a width of an image area on the photosensitive drum, and a distance between the light emitting elements is determined depending on a resolution of the printer. For example, in the case of a 1200 dpi printer, the pixel spacing is 21.16 μm, and therefore the spacing between the light emitting elements also corresponds to 21.16 μm. In a printer that uses such an exposure head, the number of parts used is smaller than that of a laser scanning type printer in which the laser beam is scanned by a laser beam which is deflected by a rotating polygonal mirror, and therefore, it is easy to downsize the device and reduce the cost.
For example, in Japanese Laid-open Patent Application No. 2008-246703, the light emitting elements arranged in the main scanning direction are arranged in a zigzag pattern. When the image resolution is low, only even- or odd-numbered light emitting elements in the main scanning direction are turned on, and when the image resolution is high, all the even and odd numbered light emitting elements are turned on. It is proposed that by this, the light is emitted in accordance with the image resolution.
However, when the number of light emitting elements is changed depending on the resolution of an image as in this example, it is necessary to reduce the number of light emitting elements when the resolution is low and to make the intervals between the light emitting elements that emit light match the resolution. At this time, when the size of the spot formed by each light emitting element on the photosensitive member is smaller than the pixel interval of the image resolution, the spots formed by the adjacent light emitting elements are separated from each other. For this reason, image formation may be performed with the dots separated from each other in the main scanning direction, with the result of a reduction in image quality, such as a jagging on the image edges.
According to an aspect of the present invention, there is provided an exposure head comprising a plurality of light-emitting devices configured to expose the rotationally driven photosensitive member with light;
Wherein said light emitting device including first substrates, a first electrode layer including a plurality of electrodes which are two-dimensionally arranged in the rotational direction of the photosensitive member and in the rotation axis direction of the photosensitive member, and which are separately formed on each of said first substrate, a light emitting layer which laminated on said first electrode layer and configured to emit light when a voltage is applied, a plurality of light emitting regions including a second electrode layer capable of transmitting light, which is provided on the opposite side opposite to a side on which said first substrates and said first electrode layer are provided with respect to the light emitting layer, in common with the plurality of electrodes of the first electrode layer, and a second substrate on which said first substrates are arranged at positions different from each other in the intersecting direction intersecting the rotational direction, and odd-numbered first substrates and even-numbered first substrates are at different positions in the rotational direction, and are arranged so as to provide an overlapping portion in which respective end portions of the first substrates adjacent to each other overlap each other in the intersecting direction, wherein said driving portion includes a converting portion provided on said first substrate together with said light emitting region and configured to convert received image data into the image data corresponding to the resolution.
Further features of the present invention will become apparent from the following description of exemplary embodiments with reference to the attached drawings.
In the following, the detailed description of an embodiment of the present invention will be made with reference to the drawings.
[Structure of Image Forming Apparatus]
The image forming portion 103 is arranged so that: Cyan (C), Magenta (M), Yellow (Y), Black (K4) are arranged in this order. The four image forming stations have the same structure. Each image forming station includes a photosensitive drum 102 rotatable in the direction of the arrow (clockwise direction), the exposure head 106, the charging device 107 and the developing device 108.
The image forming portion 103 is Cyan (C), Magenta (M), Yellow (Y), Black (K4) are arranged in this order.
The image forming portion 103, cyan (C), magenta (M), yellow (Y), black (K) along the rotational direction (counterclockwise direction) of the endless conveyor belt 111. It is provided with four continuous image forming stations arranged in this order.
The image forming portion 103, along with the rotational direction (counterclockwise direction) of the endless conveyor belt 111, is cyan (C), magenta (M), yellow (Y), and black (K) are arranged in this order. The four image forming stations have the same structure. Each image forming station is rotated in the direction of the arrow (clockwise direction). The photosensitive drum. The photosensitive drum 102, the exposure head 106, and the charging device 107. A developing device 108 is provided.
The image forming portion 103 includes four image forming stations arranged in the order of cyan (C), magenta (M), yellow (Y), and black (K) along the rotational direction (counterclockwise direction) of the endless conveyor belt 111. The four image forming stations have the same structure, and each image forming station is provided with a photosensitive drum 102 which is a photosensitive member rotatable in an arrow direction (clockwise direction), an exposure head 106, a charging device 107, and a developing device 108. Here, the subscripts a, b, c and d of the reference numerals of the photosensitive drum 102, the exposure head 106, the charging device 107, and the developing device 108 are for black (K), yellow (Y), magenta (M), and cyan (C) of the image forming stations, respectively. Here, in the following, the subscripts of the reference numerals are omitted unless it refers to a specific photosensitive drum or the like.
In the image forming portion 103, the photosensitive drum 102 is rotationally driven and is charged by the charging device 107. The exposure head 106, which is the exposure means, causes a light emitting device to emit light in accordance with image data, and focuses the light generated by the light emitting device on the photosensitive drum 102 (on the photosensitive member) by a rod lens array to electrostatically form a latent image. The developing device 108, which is a developing unit, develops the electrostatic latent image formed on the photosensitive drum 102 with toner. The developed toner image is transferred onto a recording sheet on a conveyor belt 111 that conveys the recording sheet. A series of such electrophotographic processes are executed at each image forming station. Here, at the time of image formation, after a predetermined time has elapsed since image formation is started at the cyan (C) image forming station, the image forming operations of the magenta (M), yellow (Y), and black (K) image forming stations are executed. By this, a full color image is formed.
The image forming apparatus illustrated in
An optical sensor 113 as a detection mean is provided at a position facing the conveyor belt 111 on the downstream side, in the recording sheet conveyance direction, of the black (K) image forming station. The optical sensor 113 determines the color misregistration amount of the toner images between the image forming stations, and to do this, the positions of the test images formed on the conveyor belt 111 is detected. The color misregistration amount acquired by the optical sensor 113 is notified to the image controller portion 700 (
Here, as an example of the electrophotographic image forming apparatus, the image forming apparatus of the type in which the toner image formed on the photosensitive drum 102 of each image forming station is directly transferred onto the recording sheet carried on the conveyor belt 111 has been described. The present invention is not limited to such a printer which directly transfers the toner image on the photosensitive drum 102 onto recording sheet. For example, the present invention is applicable also to an image forming apparatus including a primary transfer portion which transfers the toner image on the photosensitive drum 102 to the intermediary transfer belt and a secondary transfer portion which transfers the toner image on the intermediary transfer belt to the recording sheet.
[Structure of Exposure Head]
Referring to
As shown in part (b) of
[Structure of Light Emitting Device Group]
As shown in part (a) of
In addition, as shown in part (b) of
Part (c) of
In addition, the light emitting devices 401 arranged in the upper and lower two rows in the lateral direction are arranged as follows. That is, the upper and lower light emitting devices 401 are arranged such that a space between the upper and lower electrodes (arrow S in the Figure) which will be described hereinafter is about 105 m (5 pixels at 1200 dpi). In addition, the interval between the light emitting points in the longitudinal direction of the exposure head 106 (indicated by arrow L in the Figure) is about 21.16 m (one pixel at 1200 dpi). Here, in the present invention, the intervals S and L between the light emitting devices 401 are not limited to the values described above.
[Structure of Light Emitting Device]
The light emitting device 401 of this embodiment includes a line-shaped light emitting region 604 extending along the rotation axis direction of the photosensitive drum 102. The light emitting region 604 is a region which includes anodes, cathodes, and light emitting layers 450 (
A silicon (Si) substrate can be preferably used for the substrate 402. This is because of the following advantages. That is, for the silicon substrates, the process technology for forming integrated circuits has been developed and is already used as a substrate for various integrated circuits, and therefore, high-speed and highly functional circuits can be advantageously produced at high density. In addition, with respect to silicon substrates, large-diameter wafers are available on the market, which is advantageous because of inexpensive availability.
In Embodiment 1, the circuit portion 602 is provided with a driving portion for driving the light emitting region 604, a data transfer/light-emitting-signal-generating-portion for generating data for generating a signal for causing the light emitting region 604 to emit light (hereinafter, referred to as a light emitting signal), and the circuit portion 602 is formed on the silicon substrate 402. By doing so, the high speed response circuit can be produced.
[Structure of Light Emitting Area]
Referring to
As shown in part (a) of
As shown in
The width W of the lower electrodes 410-1 to 410-748 in the X direction in this embodiment corresponds to the width of one pixel. The interval d is the distance between the lower electrodes (arrangement interval) in the X direction. The lower electrodes 410-1 to 410-748 are formed on the silicon substrate 402 with a space d, and therefore, the driving portions formed on the silicon substrate 402 can individually control the voltages of the lower electrodes 410-1 to 410-748. The space d is filled with an organic material of the light emitting layer 450, and the lower electrode is partitioned by the organic material.
In the light emitting device 401 according to this embodiment, the width W of the lower electrodes 410-1 to 410-748 is 20.90 μm as a nominal dimension, and the interval d is 0.26 μm as a nominal dimension. That is, the light emitting device 401 of this embodiment is provided with one lower electrode 410 for every 21.16 μm in the X direction. The dimension 21.16 μm is the size of 1 pixel at 1200 dpi, and therefore, the width of each lower electrode 410 in the X direction has a size corresponding to one pixel corresponding to the output resolution of the image forming apparatus of this embodiment. Here, the process and rule in the light emitting device 401 of this embodiment are highly accurate, that is, about 0.2 μm, and it is possible to form the width of d with a resolution of 0.26 μm.
In addition, as shown in part (b) of
On the other hand, the upper limit of the occupied area of the lower electrode 410 should be selected based on the transmittance of the rod lens array 203 and the upper electrode 460 which will be described hereinafter, but in this embodiment, 110% is selected as the upper limit with respect to the occupied area of one pixel. If it is larger than 110% of the area occupied by one pixel, the size of the pixel formed when exposing the photosensitive drum 102 with high sensitivity may significantly exceed the resolution, and therefore, the upper limit of the occupied area of the lower electrode 410 is set to 110%. Therefore, for an image forming apparatus having an output resolution of 1200 dpi, it is preferable that one side of the lower electrode 410 is formed to have a width of about 22.19 μm or less, and for an image forming apparatus having an output resolution of 2400 dpi, it is preferable that the width of one side of the lower electrode 410 is about 11.10 μm or less. That is, it is preferable that the range of the occupied area of the lower electrode 410 to the occupied area of one pixel is 90% or more and 110% or less.
Here, the shape of the lower electrode 410 is not limited to a square, and it can be a polygonal shape higher than square, circular shape, elliptical shape, or the like may be used, if it emits light of an exposure area size corresponding to the output resolution of the image forming apparatus, and if the light is enough to provide the image quality of the output image of a level which meets the design specifications of the image forming apparatus.
Next, the light emitting layer 450 will be described. The light emitting layer 450 is formed by laminating on the silicon substrate 402 on which the lower electrodes 410-1 to 410-748 are formed. That is, in the portions where the lower electrodes 410-1 to 410-748 are formed, the light emitting layer 450 is laminated on the lower electrodes 410-1 to 410-748. In a portion where they are not formed, the lower electrodes 410-1 to 410-748 are laminated on the silicon substrate 402. In this embodiment, in the light emitting device 401, the light emitting layer 450 is formed so as to extend over all of the lower electrodes 410-1 to 410-748, but such an example is not inevitable to the present invention. For example, similarly to the lower electrodes 410-1 to 410-748, the light emitting layer 450 may be formed so as to be separately laminated on each lower electrode, or the lower electrodes 410-1 to 410-748 may be divided into a plurality of groups, and then, for each of the divided groups, one light emitting layer may be laminated on the lower electrode belonging to the group.
For the light emitting layer 450, an organic material, for example may be used. The light emitting layer 450, which is of an organic EL film, has a laminated structure including functional layers such as an electron transport layer, a hole transport layer, an electron injection layer, a hole injection layer, an electron block layer, and a hole block layer. For the light emitting layer 450, an inorganic material other than an organic material may be used.
The upper electrode 460 (anode) is laminated on the light emitting layer 450 (second electrode layer). The upper electrode 460 is the electrode capable of transmitting (transmitting) light having an emission wavelength of the light emitting layer 450. Therefore, the upper electrode 460 of this embodiment employs a material containing indium tin oxide (ITO) as a transparent electrode. The indium tin oxide electrode has a transmittance of 80% or more for the light in the visible light range, and therefore, it is suitable as an electrode for organic EL.
The upper electrode 460 is formed on the opposite side of the lower electrodes 410-1 to 410-748 with at least the light emitting layer 450 interposed therebetween. That is, the light emitting layer 450 is arranged between the upper electrode 460 and the lower electrodes 410-1 to 410-748 in the Z direction, and as the lower electrodes 410-1 to 410-748 are projected on the upper electrode 460 in the Z direction, the area where the lower electrodes 410-1 to 410-748 are formed is within the area where the upper electrode 460 is formed. Here, the transparent electrode does not have to be laminated over the entire light emitting layer 450, but in order to efficiently emit the light generated in the light emitting layer 450 to the outside of the light emitting device 401, it is preferable that the area occupied by the upper electrode 460 is 100% or more with respect to the area occupied by one pixel, and more preferably it is 120% or more. The upper limit of the area occupied by the upper electrode 460 is arbitrarily designed depending on the areas of the silicon substrate 402 and the light emitting layer 450. Wiring may be provided in the upper electrode 460 except for the portion which transmits light.
The upper electrode 460 of this embodiment is an anode commonly provided for each of the lower electrodes 410-1 to 410-748, but the lower electrodes 410-1 to 410-748 may be individually provided, or one upper electrode may be provided for each of the plurality of lower electrodes.
The drive circuit controls the electric potential of the lower electrodes 410-1 to 410-748 in order to generate a potential difference between a potential difference between the upper electrode 460 and one of the lower electrodes 410-1 to 410-748 on the basis of the image data.
The light emitting device 401 in this embodiment is a so-called top emission type emission type device. When voltages are applied to the upper electrode 460 which is the anode, and to the lower electrode 410 which is the cathode, to produce a potential difference between them, the electrons flow from the cathode to the light emitting layer 450, and the holes flow from the anode to the light emitting layer 450. And, the light emitting layer 450 emits the light by recombination of electrons and holes in the light emitting layer 450. The light emitted toward the upper electrode 460 when the light emitting layer 450 emits light passes through the upper electrode 460 and is emitted from the light emitting device 401 in the direction of arrow A shown in
By using a transparent electrode such as indium tin oxide as the upper electrode 460, the aperture ratio indicating the light transmission ratio of the electrode can be made substantially equal to the transmittance of the upper electrode 460. That is, there is virtually no portion that attenuates or blocks light except the upper electrode 460, and therefore, the light emitted from the light emitting layer 450 is emitted substantially without being attenuated or blocked.
In addition, as described above, the lower electrodes 410-1 to 410-748 can be arranged at a high density by forming the lower electrodes 410-1 to 410-748 using a highly accurate Si integrated circuit processing technique. Therefore, almost all of the area of the light emitting region 604 (here, the total of the areas of the lower electrodes 410-1 to 410-748 and the area between the adjacent lower electrodes) can be assigned to the lower electrodes 410-1 to 410-748. That is, the exposure head has a high utilization efficiency of the light emitting region per unit area.
Here, in the case that a light-emitting material such as an organic EL layer or an inorganic EL layer that is weak against moisture is used as the light-emitting layer 450, it is preferable that a sealing is provided in order to prevent moisture from entering the light-emitting region 604. As a sealing method, for example, a single or laminated film of silicon oxide, silicon nitride, aluminum oxide, or the like is formed. The method for forming the sealing film is preferably a method providing excellent coating performance for the structures such as steps, and an atomic layer deposition method (ALD method), for example can be used. Here, the material, structure, forming method of the sealing film are examples, and the present invention is not limited to the above examples, and a suitable one may be appropriately selected.
[Control Block]
(Image Controller Portion)
The image data generated by the scanner portion 100 is inputted to the image controller portion 700, and a control signal for controlling the printed circuit board 202 is transmitted. Here, the image data input to the image controller portion 700 may be the data generated by the scanner portion 100 as described above, or may be the data transferred from a personal computer by way of a network device (not shown). The control signals include a chip select signal cs_x indicating the effective range of the image data, a clock signal clk, an image data signal data, a line synchronization signal lsync_x indicating the division of the image data for each line, and a communication signal for communication with the CPU 703. Each signal is transmitted to the light emitting device 401 in the printed circuit board 202 by way of the chip select signal line 705, the clock signal line 706, the image data signal line 707, the line synchronization signal line 708, and the communication signal line 709. Here, the chip select signal lines 705 are specifically the chip select signal lines 705-1 to 705-20. The image controller portion 700 performs processing for image data and processing for print timing. The image data generating portion 701 performs dithering processing on the image data received from the scanner portion 100 or the outside of the image forming apparatus at the resolution designated by the CPU 703 to generate image data for print output. In Embodiment 1, for example, the apparatus is operable in a low resolution mode which is the second mode in which the dithering process is performed at the resolution of 600 dpi which is the second resolution, and in a high resolution which is the first mode in which the dithering process is performed at the resolution of 1200 dpi.
The synchronization signal generating portion 704 generates a line synchronization signal lsync_x which is a second signal and outputs it by way of the line synchronization signal line 708. The CPU 703 instructs the synchronization signal generating portion 704 about the time interval of the signal cycle as one line cycle for a predetermined rotation speed and resolution of the photosensitive drum 102. Here, the one-line cycle is a cycle in which the surface of the photosensitive drum 102 moves in the rotational direction by a pixel size corresponding to the resolution. In the rotational direction of the surface of the photosensitive drum 102, in the low resolution mode, the CPU 703 instructs the synchronization signal generating portion 70 of the time interval of the signal period on the basis of one line cycle corresponding to the period of movement by the pixel size (about 42.32 μm) in 600 dpi. For example, when printing is performed at a speed of 200 mm/s in the feeding direction of the recording sheet, the CPU 703 instructs the synchronization signal generating portion 704 of the time interval of 211.6 μs (two decimal places or less omitted). In addition, in the high resolution mode, the CPU 703 instructs the synchronization signal generating portion 704 on the time interval of the signal cycle, with the cycle of moving the pixel size corresponding to 1200 dpi (about 21.16 μm) as one line cycle. For example, when printing is performed at a speed of 200 mm/s in the recording sheet feeding direction, the CPU 703 instructs the time interval with one line cycle being 105.8 μs (two decimal places or less omitted). The speed in the feed direction is calculated by the CPU 703 using the set value (fixed value) of the printing speed (image forming speed) set in the control portion (not shown) which controls the speed of the photosensitive drum 102. Here, the printing speed is set according to the type of recording sheet, for example.
The chip data converting portion 702 divides the image data for one line into each light emitting device 401 in synchronization with the line synchronization signal lsync_x generated by the synchronization signal generating portion 704. The chip data converting portion 702 transmits the image data divided for each light emitting device 401 to the printed circuit board 202 together with the clock signal clk and the chip select signal cs_x. The clock signal clk is a signal which serves as a control reference.
(Printed Board)
Next, the structure of the printed board 202 will be described. The head information storage portion 710 is a storage device which stores head information such as the amount of light emitted from each light emitting device 401 and mounting position information, and is connected to the CPU 703 by way of the communication signal line 709 which transmits the communication signal. The clock signal line 706, the image data signal line 707, the line synchronization signal line 708, and the communication signal line 709 are all connected to the light emitting device 401. The chip select signal line 705 includes chip select signal lines 705-1 to 705-20 for each light emitting device 401 and is connected to each light emitting device 401-1 to 401-20. Each light emitting device 401 drives the lower electrode 410 based on the set values set by the chip select signal cs_x, the clock signal clk, the line synchronization signal lsync_x, the image data signal data, and the communication signal.
(Data Transfer from Image Controller to Printed Circuit Board)
Here, the data transfer from the image controller portion 700 to the light emitting device 401 mounted on the printed circuit board 202 will be described.
Depicted by ΔT0 in
[Circuit Structure in Light Emitting Device]
[Digital Part]
The communication IF portion 801 controls writing and reading of the set value for the register portion 802 based on a communication signal from the CPU 703. The register portion 802 stores the set value necessary for the operation (set value preset in advance). This set value includes set information of the exposure timing information usable with the image data storage portion 804, the width and phase information (delay information) of the pulse signal generated by the pulse signal generating portion 805, and the drive voltage set by the analog portion 806. Here, the drive voltage can be derived from the resistance value between the lower electrode and the upper electrode, and the range of this resistance value is determined in advance, and therefore, information about the drive current may be stored instead of the drive voltage setting information. The image data storage portion 804 holds the image data during the period in which the inputted chip select signal cs_x is valid, and outputs the image data to the pulse signal generating portion 805 in synchronization with the line synchronization signal lsync_x. Details will be described hereinafter.
The pulse signal generating portion 805 generates a pulse signal on the basis of the pulse signal width information and phase information (delay information) set in the register portion 802 in accordance with the image data inputted from the image data storage portion 804, and transmits it to the analog portion 806. Details will be described hereinafter. The analog portion 806 generates a signal required to drive the lower electrode 410 on the basis of the pulse signal generated by the digital portion 800. Details will be described hereinafter.
(Image Data Storage Portion)
Next, the operation of the image data storage portion 804 will be described. The image data storage portion 804 of Embodiment 1 is built in the light emitting device 401. The image data storage portion 804 functions as a converting portion which converts the image data into image data in accordance with the resolution, as will be described hereinafter.
The flip-flop circuit 811 receives the image data signal data inputted to the image data storage portion 804, as an original input. The same number of flip-flop circuits 811 as the lower electrodes 410 provided in the longitudinal direction of the light emitting device 401 (748 in Embodiment 1) are connected in series. The entire flip-flop circuit 811 functions as a shift circuit. More specifically, the flip-flop circuit 811 comprises flip-flop circuits 81-1-1, 811-2, 811-748. Here, selectors 813-1, 813-2 . . . are connected to the preceding stage of the data input terminal D of the even-numbered flip-flop circuits 811 such as the flip-flop circuits 81-2 and 811-4. The selectors 813-1 and so on are collectively called selector 813. The resolution mode signal line 711 is connected to the selector 813 as a select signal, and the resolution mode signal is inputted thereto.
When the resolution mode signal is “1”, the selector 813 outputs the output of the flip-flop circuit 811 connected to the front stage of the selector 813 to the flip-flop circuit 811 connected to the rear stage of the selector 813. When the resolution mode signal is “0”, the selector 813 outputs the input of the flip-flop circuit 811 connected to the front stage of the selector 813 to the flip-flop circuit 811 connected to the rear stage of the selector 813. Specifically, the selector 813-1 will be explained. When the resolution mode signal is “1”, the selector 813-2 outputs the output (dly_data_002) of the flip-flop circuit 811-3 in the front stage of the selector 813-2 to the flip-flop circuit 811-4 in the rear stage of the selector 813-2. When the resolution mode signal is “0”, the selector 813 outputs the input (dly_data_001) of the flip-flop circuit 811-3 in the front stage of the selector 813-2 to the flip-flop circuit 811-4 in the rear stage of the selector 813-2.
The flip-flop circuit 811 operates in accordance with the clock signal s_clk fed from the clock gate circuit 810. The output of the flip-flop circuit 811 is outputted as image data dly_data_000 to dly_data_747 to the next adjacent flip-flop circuit 811 or the selector 813 and the flip-flop circuit 812. The number of the flip-flop circuits 811 and 812 are provided correspondingly to the number of the lower electrodes 410 (748 in Embodiment 1) in the longitudinal direction of the lower electrodes 410.
The flip-flop circuit 812 receives the output of the flip-flop circuit 811 as an input, and operates in accordance with the line synchronization signal lsync_x. The flip-flop circuit 812 includes flip-flop circuits 812-1, 812-2 and 812-748. The output of the flip-flop circuit 812 is outputted to the pulse signal generating portions 805-1 to 805-748 as the image data buf_data_0_000 to buf_data_0_747. Here, one cycle of the line synchronization signal lsync_x is 105.8 μs (decimal 2 digits or less omitted) in the high resolution mode.
(In High Resolution Mode)
During the period from time T0 to time T1 in which the chip select signal cs_x is 0 (cs_x=0 (low level)), the image data is shifted as follows by way of the flip-flop circuit 811 connected in series. The time T0 is the time when cs_x=0 is captured at the rising edge of the clock signal clk. That is, the shifting occurs in the order of data→dly_data_000→dly_data_001→ . . . →dly_data_747 and so on. In the high resolution mode, the flip-flop circuit 811 operates as a shift register, and the input image data is sequentially transferred to the flip-flop circuits 811-1, 811-2 . . . . While the chip select signal cs_x is at a low level (cs_x=0), it is assumed that the same number of clock signals clk as the number of lower electrodes 410 in the longitudinal direction of the light emitting device 401, that is, 748 signals are inputted. By doing so, image data covering one line is held in dly_data_000 to dly_data_747.
Since the chip select signal cs_x is 1 (cs_x=1 (high level)) after the time T1, the shift operation is not performed and the image data at the time T1 is held. For example, the image data dly_data_000 held in the first flip-flop circuit 811 after time T1 is 747. When the line synchronization signal lsync_x becomes 0 (lsync_x=0 (low level)) at time T2, the image data for one line is simultaneously outputted to the pulse signal generating portion 805 as buf_data_0_000 to buf_data_0_747. The time T2 is the time when lsync_x=0 is captured at the rising edge of the clock signal clk. That is, the image data dly_data_000 and the like held in the flip-flop circuit 811 is outputted to the pulse signal generating portion 805 as image data buf_data_0_000 and the like by way of the flip-flop circuit 812 to drive each lower electrode 410. After time T2, the same operation is repeated, and the image data outputted to the pulse signal generating portions 805-1, 805-2 are sequentially renewed for each line synchronization signal lsync_x. Here, in the high resolution mode, the cycle of the line synchronization signal lsync_x is 105.8 s, and the image data is renewed in this cycle.
(In Low Resolution Mode)
The image data signal data is sequentially inputted to the flip-flop circuit 811 from 000 from time T0 to time T1 when the chip select signal cs_x is 0 (cs_x=0 (low level)) captured at the rising edge of the clock signal clk. However, in the low resolution mode, the selectors 813-1 . . . are provided before the even-numbered flip-flop circuits 811-2, 811-4 . . . . By the selector 813, the same image data is transferred with the image data dly_data_2n and dly_data_2n+1 (n≤0) as one set. More specifically, the same image data is inputted to dly_data_000 and dly_data_001, and the same data is inputted to dly_data_002 and dly_data_003. As described above, the image data signal data is input to two adjacent flip-flop circuits 811 and the data amount is doubled for each pixel and transferred.
When the line synchronization signal is 0 (lsync_x=0 (low level)) at the time T2 at the rising edge of the clock signal clk, the image data is transferred as follows. That is, the data is transferred in the order of dly_data_000→buf_data_0_000 and dly_data_001→buf_data_0_001. By this, the image data buf_data_0_000, buf_data_0_001 are outputted to the pulse signal generating portions 805-1, 805-2 . . . , and drive the respective lower electrodes 410. The same operation is repeated after time T2, and the image data outputted to the pulse signal generating portions 805-1, 805-2 . . . are sequentially renewed for each line synchronization signal lsync_x. Here, the cycle of the line synchronization signal lsync_x is 211.6 μs in the low resolution mode, and the image data is renewed in this cycle.
The low resolution mode operation is also possible by transferring the image data as described above, even if the number of lower electrodes 410 in the lower electrode 410 is the same as the number of pixels corresponding to the high resolution mode in the main scanning direction. That is, in the low resolution mode, the image data is transferred so that two consecutive lower electrodes of the lower electrode 410 are driven based on the same image data. By doing so, the resolution conversion in the main scanning direction is effected within the printed circuit board 202. In addition, in the high-resolution mode in the sub-scanning direction, the lines are formed at the cycle of the line synchronization signal lsync_x, and therefore, the lines are formed at 1200 dpi intervals. On the other hand, in the low resolution mode, the lines are formed at 600 dpi intervals in the sub scanning direction.
In Embodiment 1, by transferring the image data in this manner, the lower electrode 410 has the same number of elements in the main scanning direction as in the high resolution mode, but in the low resolution mode, data transfer is performed so that two consecutive lower electrodes of the lower electrode 410 are driven by the same data. By this, the resolution is converted in the main scanning direction.
(Pulse Signal Generating Portion)
The pulse signal generating portion 805 will be described. When the number of the lower electrodes 410 is n, the same number (n) of the pulse signal generating portions also exist. In Embodiment 1, the pulse signal generating portions 805-1 to 805-748 are provided for the lower electrodes 410-1 to 410-748. Here, the structure of the pulse signal generating portion 805 included in each lower electrode 410 is the same. Therefore, here, the pulse signal generating portion 805-1 will be described as an example.
Part (a) of
Table 1 shows the image data in the first column and the pulse width b of the pulse signal corresponding to the image data in the second column. For example, the image data is four-bit data ([3:0]) (0 to 15).
For example, when the number of input image data is 2, the pulse width selecting portion 901 outputs the pulse width b of 8 to the output determining portion 903 based on the pulse width of Table 1 set by the register portion 802. However, the pulse width Table shown in Table 1 is an example, and the bit width of the image data and the pulse width may be different from the example of Table 1, and the value of the pulse width b can be set arbitrarily. The pulse width table stored in the register portion 802 may be set individually for each lower electrode 410 or may be common.
The light emitting layer 450 corresponding to the lower electrode 410 may have different light amounts even when the pulse signals have the same pulse width, due to process variations and the like. The variations in the amount of light of the light emitting layers 450 corresponding to the lower electrodes 410-1 to 410-748 result in unevenness in the electrostatic latent image formed on the photosensitive drum 102, that is, result in unevenness in the printed image. In order to eliminate the unevenness of the electrostatic latent image, the pulse width Table is set for each of the lower electrodes 410-1 to 410-748 depending on the measured light intensity, so that the correct electrostatic image corresponding to the inputted image data can be provided, by changing the pulse width of the output pulse signal. By setting the pulse width table for each of the lower electrodes 410-1 to 410-748 using the above-described control, it is possible to correct the unevenness of the print image of the printed image caused by the variation in the light amount of each light emitting layer 450 corresponding to the lower electrodes 410-1 to 410-748.
The adder portion 902 adds a line delay signal common to all pulse signal generating portions 805 and a pixel delay signal different for each pulse signal generating portion 805. By this, the adder portion 902 determines the delay time an of the pulse signal. The counter portion 904 counts the clock signal clk and resets the count for each cycle (hereinafter, referred to as line synchronization signal cycle) c of the line synchronization signal lxync_x. The line synchronization signal period is shown as timing C-1 and C-2 in part (b) of
Referring to part (b) of
The output determining portion 903 generates a pulse signal depending on the count inputted from the counter portion 904, the delay time an outputted from the adder portion 902, and the pulse width b outputted from the pulse width selecting portion 901. The output determining portion 903 sets the output pulse signal to high level at the timing (timing A) when the count becomes a from the timing (timing C-1 and C-2) when the line synchronization signal lsync_x is at the low level in the rising edge of the clock signal clk. The output determining portion 903 then sets the output pulse signal to the low level at the timing (timing B) at which the count becomes a+b when the clock signal clk rises and the count has passed the pulse width b. By this, the output determining portion 903 generates the pulse signal. The pulse width Table, the line delay signal and the pixel delay signal are transmitted from the register portion 802, and the values can be changed in clock cycle units by rewriting the information in the register portion 802.
[Analog Portion]
Part (a) of
The pulse signal generating portions 805-1 and 805-2 generate pulse signals which control the light emission (ON) timing of the lower electrodes 410-1 and 410-2. The pulse signal generating portions 805-1 and 805-2 input pulse signals to the driving portions 1001-1 and 1001-2 by way of the pulse signal lines 1006-1 and 1006-2.
The digital-to-analog converter (hereinafter referred to as DAC) 1002 supplies the analog voltage which determines the drive current to the driving portions 1001-1 and 1001-2 by way of the signal line 1003 based on the data set in the register portion 802. The driving portion selecting portion 1007 feeds a drive selection signal for selecting the driving portion 1001-1, 1001-2 on the basis of the data set in the register portion 802, to the driving portion 1001-1, 1001-2 by way of the signal lines 1004 and 1005. The driving portion select signal is generated so that only the signal connected to the selected driving portion 1001 becomes high level. For example, when the driving portion 1001-1 is selected, the high-level driving portion select signal is supplied only to the signal line 1004, and the low level driving portion select signal is supplied the signal line 1005 and other signal lines 1005 connected to other driving portions 1001-2 and the like. In Example 1, the driving portion select signal is based on positive logic, but it may be negative logic.
The driving portions 1001-1 and 1001-2 each set the analog voltage inputted by way of the signal line 1003 at the timing selected by the driving portion selecting portion 1007 (the timing when the driving portion select signal becomes high level). The CPU 703 sequentially selects the driving portions 1001-1 and 1001-2 through the register portion 802 and sets the voltage corresponding to the selected driving portions 1001-1 and 1001-2. By this, the CPU 703 sets the analog voltage of all the driving portions 1001 with one DAC 1002. The analog voltage and the pulse signal which determine the drive current are inputted to the driving portions 1001-1 and 1001-2 by the above-described operation, and the lower electrodes 410-1 and 410-2 are independently controlled by the drive circuit which will be described below, in the drive current and light emission time.
(Driving Portion)
Part (b) of
A pulse signal line 1006-1 is connected to the gate terminal of the MOSFET 1104, and the voltage charged in the capacitor 1106 when the pulse signal is high level is transferred to the MOSFET 1102. The driving portion select signal (transmitted from the signal line 1004) transmitted from the driving portion selecting portion 1007 is connected to the gate terminal of the MOSFET 1107. The MOSFET 1107 turns on when the received driving portion select signal is at a high level, and charges the capacitor 1106 with the analog voltage (transmitted from the signal line 1003) outputted from the DAC 1002. In Embodiment 1, the DAC 1002 sets the analog voltage to the capacitor 1106 at the timing before the image formation and keeps the voltage level by turning off the MOSFET 1107 during the image formation period.
By such an operation, the MOSFET 1102 supplies the drive current to the lower electrode 410 in accordance with the set analog voltage and pulse signal. If the input capacitance of the lower electrode 410-1 is large and the response speed when off is slow, the off speed can be increased by the MOSFET 1103. The gate signal of the MOSFET 1103 is the signal obtained by logically inverting the pulse signal from the inverter 1105. When the pulse signal is at low level, the gate terminal of MOSFET 1103 becomes high level to forcibly discharge the charge stored up to the input capacitance of the lower electrode 410-1.
[Latent Image on Photosensitive Drum]
Part (b) of
As described above, by providing a circuit for converting the resolution inside the light emitting device 401, it is possible to handle both a high resolution image and a low resolution image using the same exposure head. In addition, the conversion is effected to the same resolution as the lower electrode of the light emitting device 401 (in other words, the light emitting point) irrespective of the input resolution, and therefore, a stable image can be formed without a difference in the distance of the light emitting points depending on the resolution. Here, in Embodiment 1, the same image controller portion 700 can output both low-resolution and high-resolution images. However, with the exposure head having this structure, the same exposure head can be connected to an image controller portion which can output only low resolution and also to an image controller portion that can output only high resolution.
As described above, according to Embodiment 1, the same exposure head can be used for both the high-resolution image and the low-resolution image without degrading the image quality.
Light-emitting devices using organic EL generally tend to have a relatively low emission brightness as compared to laser diodes and the like. In particular, when one cycle of the line synchronization signal lsync_x is short as in the high resolution mode of Embodiment 1, the exposure time of one pixel (or one line) is short, which may make it difficult to form a latent image on the photosensitive drum 102. Under the circumstances, in Embodiment 2, the lower electrodes 410 are arranged in two rows. Here, the structure of the entire image forming apparatus, the structure of the exposure head, and the structure of the substrate are the same as those in Embodiment 1, and therefore, the differences from Embodiment 1 will be described.
[Arrangement of Multiple Lower Electrodes in the Emission Area (Multiple Emission)]
As shown in
That is, the light emitting device 401 includes lower electrodes arranged two-dimensionally. The lower electrodes 420-1 to 420-748 have the same size, shape, and arrangement in the X direction as those of the lower electrodes 410-1 to 410-748, and therefore, the description thereof is omitted for simplification.
The lower electrodes 420-1 to 420-748 (second electrode array) are arranged in the Y direction with a space d relative to the lower electrodes 410-1 to 410-748 (first electrode array). The lower electrode 420-1 is arranged adjacent to the lower electrode 410-1 in the Y direction, and similarly, the lower electrode 420-2 to the lower electrode 420-748 are arranged adjacent to the lower electrode 410-2 to the lower electrode 410-748, respectively. Here, the Y direction is a direction substantially parallel to the rotational direction of the photosensitive drum 102. That is, the direction in which the first electrode row and the second electrode row are arranged may be inclined by approximately ±1° relative to the rotational direction of the photosensitive drum 102. Here, it is not always necessary to design the distance between the lower electrodes in the X direction and the distance between the lower electrodes in the Y direction to be the same as in Embodiment 2, but, in order to arrange the lower electrodes efficiently within the specified area, the distance between the lower electrodes in both directions are preferably designed equal. In addition, Embodiment 2 exemplifies the light emitting device including two electrode rows for simplification of description, but as shown in part (c) of
When the lower electrode 410-1 and the lower electrode 420-1 are simultaneously driven, the distance between the center positions exposed by the driving of both electrodes on the photosensitive drum 102 is shifted by W+d in the rotational direction of the photosensitive drum 102. The image forming apparatus according to the present exemplary embodiment drives the plurality of lower electrodes (for example, the lower electrode 410-1 and the lower electrode 420-1) which are adjacent to each other in the rotational direction of the photosensitive drum 102, thereby exposing the area corresponding to one pixel in the output resolution of the image forming apparatus. Therefore, an area corresponding to one pixel can be exposed a plurality of times by providing a time difference between the timing of voltage application to the lower electrode 410-1 and the timing of voltage application to the lower electrode 420-1 depending on the rotation speed of the photosensitive drum 102 (multiple exposure).
The lower electrodes 410 and 420 are arranged in a row at a predetermined interval in the X direction in the Figure, for example, at a pitch of 21.16 μm when the resolution is 1200 dpi. In addition, the lower electrodes 410 and 420 are arranged in the Y direction with a pitch of 21.16 μm. In the case of Embodiment 2, the width W is 20.9 μm, and the adjacent distance d is arranged at 0.26 μm pitch. Here, the cross-sections of the lower electrodes 410 and 420 are the same as in Embodiment 1.
Part (b) of
In addition, the light emitting devices 401 arranged in the upper and lower two rows in the lateral direction are arranged as follows. That is, the lower electrodes of the upper and lower light emitting devices 401 are arranged so that the distance between them (indicated by an arrow S in the Figure) is about 105 μm (5 pixels at 1200 dpi). In addition, the distance between the lower electrodes 410 in the longitudinal direction of the exposure head 106 (indicated by an arrow L in the Figure) is about 21.16 μm (one pixel at 1200 dpi). Here, also in Example 2, the intervals S and L between the light emitting devices 401 need not be limited to the values described above.
(Image Data Storage Portion)
Next, the operation of the image data storage portion 804 will be described. The chip select signal cs_x and the line synchronization signal lsync_x are negative logic signals, but, they may be positive logic signals. The resolution mode signal connected to the register portion 802 via the resolution mode signal line 711 corresponds to the low resolution mode (600 dpi) when “0” and to the high resolution mode (1200 dpi) when “1”. The resolution mode signal is a register signal set depending on the operation of the image data generating portion 701.
The flip-flop circuit 811 receives, as an original input, the image data signal data inputted to the image data storage portion 804. The same number of flip-flop circuits 811 as the lower electrodes 410 (748 in Embodiment 2) provided in the longitudinal direction of the light emitting device 401 are connected in series. In front of the data input terminal D of the even-numbered flip-flop circuits 811-2, 811-4, selectors 813-1, 813-2 . . . are connected. The resolution mode signal line 711 is connected to the selectors 813-1, 813-2, to which the select signal is inputted.
The flip-flop circuit 811 operates depending on the clock signal s_clk fed from the clock gate circuit 810. The output of the flip-flop circuit 811 is output. As the image data dly_data_000 to dly_data_747. To the next adjacently connected flip-flop circuit 811 or the selector 813 and the flip-flop circuit 812 and the selector 814. The number, corresponding to that of the lower electrodes 410 (748 in Embodiment 2), of the flip-flop circuits 811 and 812 are provided in the longitudinal direction of the lower electrode 410. The entire flip-flop circuit 811 functions as a shift circuit.
The flip-flop circuit 812 receives the output of the flip-flop circuit 811 as an input, and operates depending on the line synchronization signal lsync_x. The output of the flip-flop circuit 812 is outputted to the pulse signal generating portion 805 (805-2-1, 805-2-2, 805-2-3) and to the selector 814, as image data buf_data_0_000 to buf_data_0_747. Each of the flip-flop circuits 812 functions as a memory circuit, and the flip-flop circuits 812 provided for one lower electrode 420 function as a memory circuit group (or a second memory circuit group). The pulse signal generating portions 805-2-1, 805-2-2, 805-2-3, and so on function as a first pulse signal generating portion group which generates the first pulse signal.
The output of the selector 814 is connected to the flip-flop circuit 815. Like the selector 813, the resolution mode signal line 711 is connected to the selector 814, and the select signal is inputted. The selector 814 outputs the output of the flip-flop circuit 812 to the flip-flop circuit 815 when the resolution mode signal is “1”. The selector 814 outputs the output of the flip-flop circuit 811 to the flip-flop circuit 815 when the resolution mode signal is “0”. Specifically, the selector 814-2 will be described. The selector 814-2 outputs the output (buf_data_0_001) of the flip-flop circuit 812-2 to the flip-flop circuit 815-2 when the resolution mode signal is “1”. The selector 814-2 outputs the output (dly_data_001) of the flip-flop circuit 81-2 to the flip-flop circuit 815-2 when the resolution mode signal is “0”.
The output of the selector 814 is inputted to the flip-flop circuit 815. The output of the flip-flop circuit 815 is outputted as image data buf_data_1_000 to buf_data_1_747 to the pulse signal generating portion 805 (805-1-1, 805-1-2, 805-1-3 . . . ). Each of the flip-flop circuits 815 functions as a memory circuit, and the flip-flop circuits 815 provided for one lower electrode 410 function as a memory circuit group (or a first memory circuit group). The pulse signal generating portions 805-1-1, 805-1-2, 805-1-3, function as a second pulse signal generating portion group that generates the second pulse signal.
(In High Resolution Mode)
When the chip select signal cs_x is 0 (cs_x=0 (low level)), that is, in the duration from time T0 to time T1, the image data is shifted as follows by way of the flip-flop circuit 811 connected in series. Time T1 is the time when cs_x=0 is captured at the rising edge of the clock signal clk. That is, it shifts in the order of data→dly_data_000→dly_data_001→ . . . →dly_data_747 and so on. During the period when the chip select signal cs_x is at low level (cs_x=0), the same number of clock signals clk as the number of lower electrodes in the longitudinal direction of the light emitting device 401, that is, 748 are inputted. By doing so, the image data for one line is held in dly_data_000 to dly_data_747.
Since the chip select signal cs_x is 1 (cs_x=1 (high level)) after the time T1, the shift operation is not performed and the image data at the time T1 is held. For example, the number of the image data dly_data_000 held in the first flip-flop circuit 811 after time T1 is 747. When the line synchronization signal lsync_x becomes 0 (lsync_x=0 (low level)) at time T2, the image data for one line is simultaneously outputted to the pulse signal generating portion 805 as buf_data_0_000 to buf_data_0_747. Time T2 is the time when lsync_x=0 is captured at the rising edge of the clock signal clk. That is, the image data dly_data_000 and the like held in the flip-flop circuit 811 is outputted to the pulse signal generating portions 805-2-1, 805-2-2 and the like as image data buf_data_0_000 and the like by way of the flip-flop circuit 812.
In addition, by the time the next line synchronization signal lsync_x is asserted, the next line of image data 748 to 1495 is transferred by way of the image data signal line 707. At time T3, the data for one line is transferred all at once, in such an order as buf_data_0_000→buf_data_1_000, buf_data_0_001→buf_data_1_001, and so on. That is, the image data buf_data_0_000 and the like held in the flip-flop circuit 812 is outputted to the pulse signal generating portions 805-1-1, 805-1-2 and the like as image data buf_data_1_000 and the like via the flip-flop circuit 815. As described above, the image data for two lines is outputted to the pulse signal generating portion 805.
(In Low Resolution Mode)
At time T2, the line synchronization signal lsync_x captures 0 (lsync_x=0 (low level)) at the rising edge of the clock signal clk. In the low resolution mode, the image data is selected by the selector 814 in the preceding stage of the flip-flop circuit 815 as follows so that buf_data_0_n and buf_data_1_n are the same image data. More specifically, the order is dly_data_000→buf_data_0_000 and buf_data_1_000, and dly_data_001→buf_data_0_001 and buf_data_1_001. Therefore, the image data for one line is simultaneously transferred so as to be copied as the image data for two lines, and is outputted to the pulse signal generating portion 805 as the data for two lines.
[Latent Image on Photosensitive Drum]
Part (b) of
As described above, in Embodiment 2 is the exposure head includes the light emitting device 401 in which the lower electrodes including a plurality of rows of the lower electrodes (two rows in the case of Embodiment 2) are two-dimensionally arranged. Even in this case, by the provision of the circuit for converting the resolution inside the light emitting device 401, it is possible to perform multiple exposure even when the light emission time for one pixel is short as in the high resolution mode. In addition, even in the low resolution mode, the resolution is converted to the same resolution as the light emitting point of the light emitting device 401 regardless of the input resolution, and therefore, there is no difference in the distance between the light emitting points depending on the resolution. As described above, the present invention can be applied to the silicon substrate 402 in which the lower electrodes are arranged in at least one row.
As described above, according to Embodiment 2, the same exposure head can be used without deteriorating the image quality of both the high resolution image and the low resolution image.
While the present invention has been described with reference to exemplary embodiments, it is to be understood that the invention is not limited to the disclosed exemplary embodiments. The scope of the following claims is to be accorded the broadest interpretation so as to encompass all such modifications and equivalent structures and functions.
This application claims the benefit of Japanese Patent Application No. 2019-152968 filed on Aug. 23, 2019, which is hereby incorporated by reference herein in its overall.
| Number | Date | Country | Kind |
|---|---|---|---|
| JP2019-152968 | Aug 2019 | JP | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 20190377279 | Yoshida | Dec 2019 | A1 |
| Number | Date | Country |
|---|---|---|
| 2008-246703 | Oct 2008 | JP |
| Number | Date | Country | |
|---|---|---|---|
| 20210055669 A1 | Feb 2021 | US |
