Patent Grant
10692936
This application claims the benefit under 35 U.S.C. § 119 of Korean Patent Application No. 10-2018-0023655, filed on Feb. 27, 2018 in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
The present inventive concepts relate to image sensors.
An image sensor may include an element of a semiconductor device that is configured to convert optical information into an electrical signal. Such an image sensor may include a CCD (charge coupled device) image sensor and a CMOS (complementary metal-oxide semiconductor) image sensor. With higher integration of semiconductor devices, image sensors are also highly integrated.
Some example embodiments provide a shared structure in which at least one pixel region forms one unit pixel region and at least one pixel region shares the pixel transistors, where the pixel region of the unit pixel region may include a semiconductor photoelectric conversion element, and the unit pixel region may share the organic photoelectric conversion element, and transfer transistors corresponding to each of the semiconductor photoelectric conversion element and the organic photoelectric conversion element may be formed in a unit pixel region.
Some example embodiments provide an image sensor in which transfer transistors corresponding to each of the organic photoelectric conversion element and the semiconductor photoelectric conversion element are disposed in a pixel region so that each transfer transistor shares a floating diffusion region, thereby improving the degree of integration.
Some example embodiments provide an image sensor capable of simplifying the process, by simultaneously forming a contact of a penetration electrode connected to the organic photoelectric conversion element and a contact of the transfer transistor.
The example embodiments are not limited to those mentioned above and some example embodiments which are not expressly described above may be clearly understood by those skilled in the art from the description below.
According to some example embodiments, an image sensor may include a substrate, a first semiconductor photoelectric conversion element, an organic photoelectric conversion element, a first floating diffusion region, a first transfer transistor, and a second transfer transistor. The substrate may include a unit pixel region. The unit pixel region may include a pixel transistor formation region and at least one pixel region. The substrate may include a first surface and a second surface. The first surface and the second surface may face each other. The second surface may be configured to be a light-incident surface. The first semiconductor photoelectric conversion element may be inside the substrate such that the first semiconductor photoelectric conversion element is at least partially enclosed by the substrate. The organic photoelectric conversion element may be on the second surface of the substrate. The first floating diffusion region may be on the first surface of the substrate. The first transfer transistor may have a first end connected to the first semiconductor photoelectric conversion element and a second end connected to the first floating diffusion region. The second transfer transistor may have a first end connected to the organic photoelectric conversion element and a second end connected to the first floating diffusion region. The at least one pixel region may include a first pixel region, and the first semiconductor photoelectric conversion element, the first floating diffusion region, and the first transfer transistor and the second transfer transistor may be in the first pixel region.
According to some example embodiments, an image sensor may include a substrate, the substrate including a first surface and a second surface, the first surface and the second surface facing each other, the second surface configured to be a light-incident surface. The image sensor may include a first semiconductor photoelectric conversion element inside the substrate such that the first semiconductor photoelectric conversion element is at least partially enclosed by the substrate. The image sensor may include an organic photoelectric conversion element on the second surface of the substrate. The image sensor may include a first floating diffusion region on the first surface of the substrate. The image sensor may include a first penetration electrode configured to electrically connect the organic photoelectric conversion element with the first floating diffusion region, the first penetration electrode including at least a first portion and a second portion, the first portion of the first penetration electrode penetrating the substrate. The image sensor may include a first contact extending from the first surface of the substrate in a first direction, the first contact including a first surface and a second surface, the second surface of the first contact facing the first surface of the first contact, the second surface of the first contact is in contact with the first penetration electrode. The image sensor may include a second contact extending from the first surface of the substrate in the first direction, the second contact including a third surface and a fourth surface, the fourth surface facing the third surface, the fourth surface in contact with the first floating diffusion region. The first direction may be a direction from the second surface of the substrate toward the first surface of the substrate. The first surface of the first contact and the third surface of the second contact may be substantially coplanar.
According to some example embodiments, an image sensor may include a substrate including a first surface and a second surface, the first surface and the second surface facing each other, the second surface configured to be a light-incident surface. The image sensor may include a first semiconductor photoelectric conversion element inside the substrate such that the first semiconductor photoelectric conversion element is at least partially enclosed by the substrate. The image sensor may include an organic photoelectric conversion element on the second surface of the substrate. The image sensor may include a first floating diffusion region on the first surface of the substrate. The image sensor may include a first transfer gate which is on the first surface of the substrate and configured to transfer a first electric charge to the first floating diffusion region, the first electric charge generated by the first semiconductor photoelectric conversion element. The image sensor may include a first penetration electrode connected to the organic photoelectric conversion element, the first penetration electrode including at least a first portion and a second portion, the first portion of the first penetration electrode extending from the first surface of the substrate to the second surface of the substrate. The image sensor may include a second transfer gate on the first surface of the substrate and configured to transfer a second electric charge to the first floating diffusion region, using the first penetration electrode, the second electric charge generated by the organic photoelectric conversion element.
According to some example embodiments, a method for manufacturing an image sensor may include forming a trench on a first surface of a substrate, such that the trench extends into an interior of the substrate, forming an insulating film that extends along a side surface and a bottom surface of the trench, forming a pre penetration electrode on the insulating film to fill a remainder of the trench that is not filled by the insulating film, forming a semiconductor photoelectric conversion element inside the substrate so as to be spaced apart from the pre penetration electrode, forming a floating diffusion region on the first surface of the substrate so as to be spaced apart from the pre penetration electrode, forming a first transfer gate on a first side of the floating diffusion region on the first surface of the substrate, forming a second transfer gate on a second side of the floating diffusion region facing the first side on the first surface of the substrate between the pre penetration electrode and the floating diffusion region, forming an etch stop film on the first surface of the substrate, such that the etch stop film covers the first transfer gate, the second transfer gate, an upper surface of the floating diffusion region and an upper surface of the pre penetration electrode, forming an interlayer insulating film on the etch stop film, forming a first contact hole which penetrates the interlayer insulating film and the etch stop film to expose the pre penetration electrode, and forming a second contact hole which penetrates the interlayer insulating film and the etch stop film to expose the floating diffusion region. The upper surfaces of the first contact hole and the second contact hole may be substantially coplanar.
The above and other aspects and features of the present inventive concepts will become more apparent by describing in detail example embodiments thereof with reference to the attached drawings, in which:
Hereinafter, an image sensor according to some example embodiments of the present inventive concepts will be described with reference to
Referring to
The active pixel sensor array 10 includes a plurality of unit pixel regions two-dimensionally arranged, and may convert an optical signal into an electric signal. The active pixel sensor array 10 may be driven by a plurality of drive signals, such as pixel selection signals, reset signals, and charge transfer signals, from the row driver 30. In some example embodiments, the electrical signal converted by the active pixel sensor array 10 may be provided to the correlated double sampler (CDS) 60.
The row driver 30 may provide a large number of driving signals for driving the plurality of unit pixel regions in accordance with the result decoded by the row decoder 20 to the active pixel sensor array 10. When the unit pixel regions are disposed in a matrix form, a drive signal can be provided for each row. The timing generator 50 may provide a timing signal and a control signal to the row decoder 20 and the column decoder 40. The correlated double sampler (CDS) 60 may receive the electrical signal generated by the active pixel sensor array 10, and may hold and sample the electrical signal. The correlated double sampler (CDS) 60 may doubly sample a specific noise level and a signal level of the electric signal, and may output a difference level corresponding to a difference between the noise level and the signal level.
The analog-to-digital converter (ADC) 70 may convert the analog signal corresponding to the difference level, which is output from the correlated double sampler (CDS) 60, into a digital signal and output the digital signal. The input/output buffer (I/O buffer) 80 latches the digital signal, and the latched signal may sequentially output a digital signal to a video signal processing unit (not illustrated) in accordance with the decoding result from the column decoder 40.
Referring to
A sensor array region I may be, for example, a region in which the active pixel sensor array 10 of
Hereinafter, the image sensor according to some example embodiments of the present inventive concepts will be described with reference to
Referring to
The unit pixel region PU may include, for example, a first semiconductor photoelectric conversion element PD1, an organic photoelectric conversion element OPD, first and second transfer transistors TR1 and TR2, a first floating diffusion region FD1, a reset transistor TRR, a source follower transistor SF, and a selection transistor SEL.
The gate of the first transfer transistor TR1 may be a first transfer gate TG1, and the gate of the second transfer transistor TR2 may be a second transfer gate TG2. In some example embodiments, the gate of the reset transistor TRR may be a reset gate RG.
The first semiconductor photoelectric conversion element PD1, the organic photoelectric conversion element OPD, the first transfer gate TG1, the second transfer gate TG2, and the first floating diffusion region FD1 may form a first group GA. The reset gate RG, the source follower transistor SF and the selection transistor SEL may form a second group GB. In some example embodiments, the first group GA may be disposed in the first pixel region PR1, and the second group GB may be disposed in the pixel transistor formation region PXTR. In other words, the first semiconductor photoelectric conversion element PD1, the first transfer gate TG1, the second transfer gate TG2, and the first floating diffusion region FD1 may be disposed in the first pixel region PR1 of the unit pixel region PU. Further, the reset gate RG, the source follower transistor SF and the selection transistor SEL may be disposed in the pixel transistor formation region PXTR. For example, the organic photoelectric conversion element OPD may be disposed only in the first pixel region PR1, and may be disposed over the first pixel region PR1 and the pixel transistor formation region PXTR. The reset transistor TRR and the source follower transistor SF may be in the pixel transistor formation region PXTR.
A first penetration electrode 110 may be further disposed in the first pixel region PR1. Details of the first penetration electrode 110 will be described later.
In the first pixel region PR1, the first floating diffusion region FD1 may be disposed between the first transfer gate TG1 and the second transfer gate TG2. In the first pixel region PR1, the first semiconductor photoelectric conversion element PD1 may be disposed to cover the first transfer gate TG1, the second transfer gate TG2 and the first floating diffusion region FD1. In the first pixel region PR1, the first penetration electrode 110 may be disposed so as not to overlap the first semiconductor photoelectric conversion element PD1. However, the present inventive concepts is not limited thereto. For example, the arrangement of the constituent elements in the first pixel region PR1 may of course be changed as necessary.
For example, the first semiconductor photoelectric conversion element PD1 may include a photo diode, a photo transistor, a photo gate, a pinned photo diode (PPD), and a combination thereof.
The first semiconductor photoelectric conversion element PD1 and the organic photoelectric conversion element OPD may detect light having different wavelengths. Each of the first semiconductor photoelectric conversion element PD1 and the organic photoelectric conversion element OPD receives provision of light (L of
As shown in
As further shown in
The first transfer transistor TR1 and the second transfer transistor TR2 may share the first floating diffusion region FD1. The first floating diffusion region FD1 receives provision of the first optical signal and/or the second optical signal and may store the first and/or second optical signal cumulatively.
One end of the reset transistor TRR may be connected to a power supply voltage VDD, and the other end of the reset transistor TRR may be connected to the first floating diffusion region FD1. The reset gate RG of the reset transistor TRR may be gated by the reset control signal RX. The reset transistor TRR may be configured to reset the first floating diffusion region FD1 with the power supply voltage VDD. One end of the source follower transistor SF may be connected to the power supply voltage VDD, and the other end of the source follower transistor SF may be connected to one end of the selection transistor SEL. The source follower transistor SF may be a driving transistor which is controlled by the first floating diffusion region FD1 and is capable of generating an output voltage. As shown in
The first transfer control signal TX1, the second transfer control signal TX2, the reset control signal RX, and the selection control signal SX may be output from the row driver 30 of
In the image sensor according to the present inventive concepts, since the first semiconductor photoelectric conversion element PD1, the first transfer gate TG1, the second transfer gate TG2, and the first floating diffusion region FD1 are disposed in the first pixel region PR1 of the unit pixel region PU, the degree of integration of the image sensor can be improved and the accuracy of the optical signal can be improved. For example, by disposing the first transfer transistor TR1 corresponding to the first semiconductor photoelectric conversion element PD1 and the second transfer transistor TR2 corresponding to the organic photoelectric conversion element OPD in the first pixel region PR1, the first and second optical signals, which are photo-charges generated from the first semiconductor photoelectric conversion element PD1 and the organic photoelectric conversion element OPD, can be accurately transmitted to the first floating diffusion region FD1. Further, in the image sensor according to the present inventive concepts, by making the first transfer transistor TR1 and the second transfer transistor TR2 share the first floating diffusion region FD1, it is possible to improve the degree of integration of the image sensor.
Referring to
The first semiconductor photoelectric conversion element PD1 may be disposed inside the substrate 100 of the first pixel region PR1. As referred to herein, an element that is “inside” another element may be at least partially surrounded (e.g., “enclosed”) by the other element such that the surrounded element is located within a volume defined by the outer boundaries (e.g., outer surfaces) of the other element. Thus, here, the first semiconductor photoelectric conversion element PD1 may be at least partially surrounded by the substrate 100 of the first pixel region PR1 such that the fir semiconductor photoelectric conversion element PD1 is located within a volume defined by some or all of the outer surfaces of the substrate 100. The outer surfaces of the substrate 100 may include the first and second surfaces S1 and S2 in addition to surfaces of the substrate 100 that extend between the first and second surfaces. The first semiconductor photoelectric conversion element PD1 may be formed by doping an impurity having a conductivity type opposite to that of the substrate 100 into the substrate 100. In addition, the first semiconductor photoelectric conversion element PD1 may have a difference in impurity concentration between the upper part and the lower part of the first semiconductor photoelectric conversion element PD1 so that the first semiconductor photoelectric conversion element PD1 may have a potential inclination along the first direction D1. For example, the first semiconductor photoelectric conversion element PD1 may be formed in a form in which a plurality of impurity regions is stacked. Here, the first direction D1 may be a direction extending, orthogonally to the second surface S2 of the substrate, from the second surface S2 of the substrate 100 toward the first surface S1 of the substrate 100.
The first floating diffusion region FD1 may be disposed on the first surface S1 of the substrate 100 of the first pixel region PR1. For example, the first floating diffusion region FD1 may be disposed inside the substrate 100 on the first surface S1 side of the substrate 100, such that the first floating diffusion region FD1 is at least partially enclosed by the substrate 100, as shown for example in
As referred to herein, an element that is “on” another element may be understood to be above and/or beneath the other element. Additionally, an element that is “on” another element may be “directly on” (e.g., in direct contact with) the other element and/or may be “indirectly on” the other element (e.g., spaced apart from the other element such that an interposing element and/or space is between proximate surfaces of the element and other element).
The first transfer transistor TR1 and the second transfer transistor TR2 may be disposed on the first surface S1 of the substrate 100. The first transfer gate TG1 of the first transfer transistor TR1 and the second transfer gate TG2 of the second transfer transistor TR2 may be disposed on the first surface S1 of the substrate 100. The first transfer gate TG1 and the second transfer gate TG2 may be disposed on both sides of the first floating diffusion region FD1 with the first floating diffusion region FD1 as the center.
A source region 124 of the first transfer transistor TR1 may be disposed on one side of the first transfer gate TG1. The source region 124 of the first transfer transistor TR1 may be disposed inside the substrate 100 on the first surface S1 of the substrate 100. A drain region of the first transfer transistor TR1 may be the first floating diffusion region FD1. The source region 134 of the second transfer transistor TR2 may be disposed on the other side of the second transfer gate TG2. The source region 134 of the second transfer transistor TR2 may be disposed inside the substrate 100 on the first surface S1 of the substrate 100. The drain region of the second transfer transistor TR2 may be the first floating diffusion region FD1.
The first transfer gate TG1 may include a first transfer gate electrode 120 and a first transfer gate insulating film 121. The second transfer gate TG2 may include a second transfer gate electrode 130 and a second transfer gate insulating film 131.
In some example embodiments, the first transfer gate electrode 120 may include a first portion 120a and a second portion 120b. The first portion 120a of the first transfer gate electrode may be disposed inside the substrate 100 on the first surface S1 of the substrate 100. In other words, the first portion 120a of the first transfer gate electrode may be buried inside the substrate 100. The first portion 120a of the first transfer gate electrode may extend in a direction from the first surface S1 of the substrate 100 toward the second surface S2 of the substrate 100. The first portion 120a of the first transfer gate electrode may be disposed on the second portion 120b of the first transfer gate electrode. The second portion 120b of the first transfer gate electrode may protrude from the first surface S1 of the substrate 100 in the first direction D1.
In some example embodiments, the width of the first portion 120a of the first transfer gate electrode may be smaller than the width of the second portion 120b of the first transfer gate electrode. Each of the width of the first portion 120a of the first transfer gate electrode and the width of the second portion 120b of the first transfer gate electrode may be values measured in the second direction D2, respectively. However, the present inventive concepts is not limited thereto. For example, it is a matter of course that the width of the first portion 120a of the first transfer gate electrode and the width of the second portion 120b of the first transfer gate electrode may be substantially the same.
The second transfer gate electrode 130 may be disposed to extend from the first surface S1 of the substrate 100 in the first direction D1.
The first transfer gate electrode 120 and the second transfer gate electrode 130 may include, for example, a conductive material. Examples of these conductive materials may include, but are not limited to, doped polysilicon, titanium nitride (TiN), tantalum nitride (TaN), tungsten nitride (WN), titanium (Ti), tantalum (Ta) and tungsten (W).
The first transfer gate insulating film 121 may be interposed between the first transfer gate electrode 120 and the substrate 100. For example, the first transfer gate insulating film 121 may be disposed between the second portion 120b of the first transfer gate electrode and the first surface S1 of the substrate 100, and may be disposed between the sidewall of the first portion 120a of the first transfer gate electrode and the substrate 100. The first transfer gate insulating film 121 may be disposed between the bottom surface of the first portion 120a of the first transfer gate electrode and the substrate 100. The second transfer gate insulating film 131 may be interposed between the second transfer gate electrode 130 and the first surface S1 of the substrate 100.
The first transfer gate insulating film 121 and the second transfer gate insulating film 131 may include, for example, a high dielectric constant (high-K) material. The high dielectric constant material may be used, but is not limited to, including, for example, hafnium oxide, hafnium silicon oxide, lanthanum oxide, lanthanum aluminum oxide, and the like. For example, the first transfer gate insulating film 121 and the second transfer gate insulating film 131 may include a silicon oxide film, a silicon nitride film, a silicon oxynitride film, or the like.
The first transfer gate spacer 123 may be disposed on both sides of the first transfer gate TG1. For example, the first transfer gate spacer 123 may not extend into the interior of the substrate 100. In other words, the first transfer gate spacer 123 may be disposed on both sides of the second portion 120b of the first transfer gate electrode. The first transfer gate spacer 123 may extend to the first surface S1 of the substrate 100. The second transfer gate spacer 133 may be disposed on both sides of the second transfer gate TG2. The second transfer gate spacer 133 may extend to the first surface S1 of the substrate 100.
The first transfer gate spacer 123 and the second transfer gate spacer 133 may include, for example, at least one of silicon nitride (SiN), silicon oxynitride (SiON), silicon oxide (SiO2), silicon oxycarbonitride (SiOCN), and combinations thereof.
A first element isolation film 115 may be disposed inside the substrate 100 on the first surface S1 of the substrate 100. The first element isolation film 115 may insulate the first transfer transistor TR1 from other constituent elements. The first element isolation film 115 may include an insulating material.
A protective planarization film 210 may be disposed on the second surface S2 of the substrate 100. The protective planarization film 210 may be a high concentration impurity layer, and may be formed by doping P type impurities such as boron B. However, the present inventive concepts is not limited thereto, and the protective planarization film 210 may be formed of an oxide film or the like having a negative charge. The protective planarization film 210 may prevent dangling-bond defects of silicon, a surface defect caused by etching stress, or the like, or occurrence of depletion well caused by decline of electric potential on a surface adjacent to the substrate 100 due to an interface trap. In addition, the protective planarization film 210 may provide a potential inclination so that the optical charges generated in the portion adjacent to the substrate 100 can flow into the first floating diffusion region FD1.
The first interlayer insulating film 220 may be disposed on the protective planarization film 210. The first interlayer insulating film 220 may be formed of an insulating material.
The first color filter CF1 may be disposed inside the first interlayer insulating film 220 on the protective planarization film 210. The first color filter CF1 may be disposed between the first semiconductor photoelectric conversion element PD1 and the organic photoelectric conversion element OPD. The first color filter CF1 may allow only light of a specific wavelength band among the incident light L to pass. For example, the first color filter CF1 may allow a wavelength band which is not converted into an electric signal by the organic photoelectric conversion element OPD among the incident light L to pass.
While at least
The organic photoelectric conversion element OPD may be disposed on the second surface S2 of the substrate 100. The organic photoelectric conversion element OPD may be disposed on the first interlayer insulating film 220. In the organic photoelectric conversion element OPD, for example, the organic photoelectric conversion element OPD reacts with the green light among the light incident through the first micro-lens ML1, and may convert the green light into an electric signal. The organic photoelectric conversion element OPD may include, for example, a non-silicon material such as an organic semiconductor, a quantum dot, and a chalcogenide, or an amorphous silicon (a-Si) material.
The first electrode OPDE1 may be disposed below the organic photoelectric conversion element OPD. The first electrode OPDE1 may be disposed in the first interlayer insulating film 220 of the first pixel region PR1. The second electrode OPDE2 may be disposed on the organic photoelectric conversion element OPD. For example, voltages of different levels may be applied to the first electrode OPDE1 and the second electrode OPDE2. The first micro-lens ML1 may be disposed on the second electrode OPDE2 in the first pixel region PR1. The first micro-lens ML1 may have a convex shape and may have a predetermined curvature radius. The first micro-lens ML1 may be formed of a light transmitting resin. The first micro-lens ML1 may condense the light L in the first pixel region PR1.
As shown in
The first penetration electrode 110 may include, for example, a conductive material. For example, the first penetration electrode 110 may include any of tungsten, aluminum, copper, and doped silicon. Alternatively, for example, the first penetration electrode 110 may also include a combined material of the metal material and doped silicon.
The first portion 110a of the first penetration electrode may be surrounded by the first insulating film 113. In other words, the first insulating film 113 may be interposed between the first portion 110a of the first penetration electrode and the substrate 100. The first insulating film 113 may include an insulating material. The second portion 110b of the first penetration electrode may be surrounded by the first interlayer insulating film 220.
Although
The first etch stop film 140 may be disposed below (“on”) the first surface S1 of the substrate 100 of the first pixel region PR1. The first etch stop film 140 may be disposed to cover the lower surface of the first penetration electrode 110, and the lower surfaces of the first transfer gate TG1, the second transfer gate TG2 and the first floating diffusion region FD1. Accordingly, the first etch stop film 140 may cover the first penetration electrode 110, the first transfer transistor TR1, the second transfer transistor TR2, and the first floating diffusion region FD1. Here, the lower surface of the first penetration electrode 110 may be a portion of the first penetration electrode 110 exposed by the first surface S1 of the substrate 100. In addition, the lower surface of the first floating diffusion region FD1 may be a portion of the first floating diffusion region FD1 exposed by the first surface S1 of the substrate 100. Specifically, the first etch stop film 140 may cover the first insulating film 113, the lower surface of the first penetration electrode 110, the source region 134 of the second transfer transistor TR2, the sidewall of the second transfer gate spacer 133, the second transfer gate electrode 130, the first floating diffusion region FD1, the sidewall of the first transfer gate spacer 123, the first transfer gate electrode 120, and the source region 124 of the first transfer transistor TR1. The first etch stop film 140 may include, for example, silicon nitride (SiN).
The second interlayer insulating film 150 may be disposed below the first etch stop film 140. The third interlayer insulating film 170 may be disposed below the second interlayer insulating film 150. The second interlayer insulating film 150 and the third interlayer insulating film 170 may be formed of an insulating material. For example, the second interlayer insulating film 150 and the third interlayer insulating film 170 may be formed of HDP (High Density Plasma), TOSZ (Tonen SilaZene), SOG (Spin On Glass), USG (Undoped Silica Glass) or the like. However, the present inventive concepts is not limited thereto.
The first, second, third, fourth and fifth contacts 151, 153, 155, 157, and 159 may be disposed to be spaced part from each other in the second interlayer insulating film 150. Each of the first to fifth contacts 151, 153, 155, 157, and 159 may extend from the first surface S1 of the substrate 100 in the first direction D1.
The first contact 151 may penetrate through the second interlayer insulating film 150 and the first etch stop film 140 and make contact with the first penetration electrode 110. Thus, as shown in
In some example embodiments, the first surfaces 151U, 153U, 155U, 157U, and 159U of the first to fifth contacts may be located or substantially located on the same plane (e.g., may be coplanar or substantially coplanar). For example, the first surface 151U of the first contact 151 and the first surface 153U of the second contact 153 may be coplanar or substantially coplanar. Elements that are “substantially” coplanar will be understood herein to be coplanar within manufacturing tolerances and/or material tolerances. In other words, the first surfaces 151U, 153U, 155U, 157U, and 159U of the first to fifth contacts may be located at the same height with reference to the first surface S1 of the substrate 100. The first surfaces 151U, 153U, 155U, 157U, and 159U of the first to fifth contacts may be located on the same plane as the boundary between the second interlayer insulating film 150 and the third interlayer insulating film 170.
In the image sensor according to the present inventive concepts, since the first surface 151U of the first contact is located on the same plane as the first surfaces 153U, 155U, 157U, and 159U of the second to fifth contacts, it is possible to simplify the manufacturing process of the image sensor. For example, the first to fifth contacts 151, 153, 155, 157, and 159 may be formed at the same level. Here, “the same level” means to be formed by the same manufacturing process. Although it will be described later, in order to make the first surfaces 151U, 153U, 155U, 157U, and 159U locate on the same plane, after forming the second interlayer insulating film 150, the first to fifth contacts 151, 153, 155, 157, and 159 may be formed at the same time.
The first wiring 171 may be disposed in the third interlayer insulating film 170 of the first pixel region PR1. For example, the first wiring 171 may connect the first contact 151 and the second contact 153. The first wiring 171 may include a conductive material.
In some example embodiments, the organic photoelectric conversion element OPD may be electrically connected to the first floating diffusion region FD1, through the first penetration electrode 110, the first contact 151, the first wiring 171 and the second contact 153. For example, the second transfer gate TG2 may transfer the second optical signal, which is the optical charge (e.g., a second electric charge) generated by the organic photoelectric conversion element OPD, to the first floating diffusion region FD1, using the first penetration electrode 110, the first contact 151, the first wiring 171, the second contact 153, and the source region 134 of the second transfer transistor TR2.
Hereinafter, an image sensor according to some example embodiments of the present inventive concepts will be described with reference to
Referring to
In the drawings, the unit pixel region PU is illustrated as including the four pixel regions, but the present inventive concepts is not limited thereto. For example, the unit pixel region PU may include at least one pixel region, and may include an arbitrary number of pixel regions as required. In addition, when the unit pixel region PU includes a plurality of pixel regions, it is a matter of course that the respective arrangements of the plurality of pixel regions may be different from the illustrated arrangement.
The pixel transistor formation region PXTR may surround the periphery of each of the first to fourth pixel regions PR1, PR2, PR3, and PR4. Each of the first to fourth pixel regions PR1, PR2, PR3, and PR4 may be the same as the first pixel region PR1 described with reference to
For example, the first to fourth pixel regions PR1, PR2, PR3, and PR4 may share the reset gate RG, the source follower transistor SF and the selection transistor SEL. In addition, the first to fourth pixel regions PR1, PR2, PR3, and PR4 may share an organic photoelectric conversion element OPD.
The organic photoelectric conversion element OPD may be disposed, for example, over the first to fourth pixel regions PR1, PR2, PR3, and PR4. In other words, the organic photoelectric conversion element OPD may overlap each of the first to fourth pixel regions PR1, PR2, PR3, and PR4.
The second semiconductor photoelectric conversion element PD2 may be disposed inside the substrate 100 of the second pixel region PR2 such that the second semiconductor photoelectric conversion element PD2 is at least partially enclosed by the substrate 100 of the second pixel region PR2 (where the substrate 100 of the second pixel region PR2 may be the same as the substrate 100 of the first pixel region PR1). The second semiconductor photoelectric conversion element PD2 may correspond to the first semiconductor photoelectric conversion element PD1. The second semiconductor photoelectric conversion element PD2 may detect light of a wavelength different from that of the first semiconductor photoelectric conversion element PD1 and the organic photoelectric conversion element OPD. The second semiconductor photoelectric conversion element PD2 may receive provision of the light L through the second micro-lens ML2 to generate a third optical signal which is an optical potential, in proportion to the amount of the incident light.
The second floating diffusion region FD2 may be disposed on the first surface S1 of the substrate 100 of the second pixel region PR2. For example, the second floating diffusion region FD2 may be disposed inside the substrate 100 on the first surface S1 of the substrate 100. The second floating diffusion region FD2 may correspond to the first floating diffusion region FD1.
The third transfer gate TG3 may include a third transfer gate electrode 320 and a third transfer gate insulating film 321. The third transfer gate TG3 may correspond to the first transfer gate TG1. In other words, the third transfer gate TG3 may have substantially the same shape as that of the first transfer gate TG1. In addition, the third transfer gate TG3 may include the same material as that contained in the first transfer gate TG1. The third transfer gate TG3 may be a gate of a third transfer transistor TR3.
The source region 324 of the third transfer transistor TR3 may be disposed on one side of the third transfer gate TG3. The source region 324 of the third transfer transistor TR3 may correspond to the source region 124 of the first transfer transistor TR1. The drain region of the third transistor may be a second floating diffusion region FD2. The third transfer transistor TR3 may correspond to the first transfer transistor TR1. Thus, one end (e.g., a first end) of the third transfer transistor TR3 may be connected to the second semiconductor photoelectric conversion element PD2, and the other end (e.g., a second end) of the third transfer transistor TR3 may be connected to the second floating diffusion region FD2. The third transfer transistor TR3 may be configured to transfer the third optical signal, which is an electric charge generated by the second semiconductor photoelectric conversion element PD2, to the second floating diffusion region FD2.
The fourth transfer gate TG4 may include a fourth transfer gate electrode 330 and a fourth transfer gate insulating film 331. The fourth transfer gate TG4 may have substantially the same shape as that of the second transfer gate TG2. In some example embodiments, the fourth transfer gate TG4 may include the same material as that contained in the second transfer gate TG2. The fourth transfer gate TG4 may be a gate of a fourth transfer transistor TR4.
The source region 334 of the fourth transfer transistor TR4 may be disposed on the other side of the fourth transfer gate TG4. The source region 334 of the fourth transfer transistor TR4 may be substantially the same as the source region 134 of the second transfer transistor TR2. The drain region of the fourth transistor may be a second floating diffusion region FD2. The fourth transfer transistor TR4 may correspond to the second transfer transistor TR2. Thus, one end (e.g., a first end) of the fourth transfer transistor TR4 may be connected to the organic photoelectric conversion element OPD, and the other end (e.g., a second end) of the fourth transfer transistor TR4 may be connected to the second floating diffusion region FD2. The fourth transfer transistor TR4 may transfer the fourth optical signal, which is an electric charge generated by the organic photoelectric conversion element OPD, to the second floating diffusion region FD2.
The third transfer transistor and the fourth transfer transistor TR4 may share the second floating diffusion region FD2. The second floating diffusion region FD2 may receive provision of the third optical signal and/or the fourth optical signal and store the optical signal cumulatively.
Each of the third and fourth transfer gate spacers 323 and 333 may correspond to each of the first transfer gate spacer 123 and the second transfer gate spacer 133.
The second element isolation film 315 may be disposed inside the substrate 100 on the first surface S1 of the substrate 100. The second element isolation film 315 may correspond to the first element isolation film 115.
The protective planarization film 210 and the first interlayer insulating film 220 may be disposed to cover not only the first pixel region PR1 but also the second, third and fourth pixel regions PR2, PR3, and PR4.
The second color filter CF2 may be disposed inside the first interlayer insulating film 220 on the protective planarization film 210. The second color filter CF2 may be disposed between the second semiconductor photoelectric conversion element PD2 and the organic photoelectric conversion element OPD. The second color filter CF2 may be disposed to be spaced apart from the first color filter CF1. The second color filter CF2 may allow a wavelength band, which is not converted into an electric signal by the organic photoelectric conversion element OPD among the incident light L, to pass. The second color filter CF2 and the first color filter CF1 may allow light of different wavelength bands among incident light L to pass.
While at least
Furthermore, because, as described above, the organic photoelectric conversion element OPD may be between the first semiconductor photoelectric conversion element PD1 and the first color filter CF1, in some example embodiments, both of the first and second color filters CF1 and CF2 may be distal from substrate 100, relative to the organic photoelectric conversion element OPD, such that the organic photoelectric conversion element OPD is between the color filters (e.g., the first and second color filters CF1 and CF2) and the semiconductor photoelectric conversion elements (e.g., the first and second semiconductor photoelectric conversion elements PD1 and PD2).
The third electrode OPDE3 may be disposed below the organic photoelectric conversion element OPD. The third electrode OPDE3 may be disposed inside the first interlayer insulating film 220 in the second pixel region PR2. The second electrode OPDE2 may be disposed on the organic photoelectric conversion element OPD not only in the first pixel region PR1 but also in the second, third and fourth pixel regions PR2, PR3, and PR4. For example, different levels of voltages may be applied to the first electrode OPDE1 and the third electrode OPDE3.
The second micro-lens ML2 may be disposed on the second electrode OPDE2 in the second pixel region PR2. The second micro-lens ML2 may condense light L in the second pixel region PR2. The second micro-lens ML2 may correspond to the first micro-lens ML1.
The second penetration electrode 310 may include a first portion 310a and a second portion 310b. The shape of the second penetration electrode 310 may be substantially the same as that of the first penetration electrode 110. The material contained in the second penetration electrode 310 may be substantially the same as the material contained in the first penetration electrode 110. The second penetration electrode 310 may electrically connect the second floating diffusion region FD2 and the organic photoelectric conversion element OPD.
The first portion 310a of the second penetration electrode 310 may be surrounded by the second insulating film 313. The second insulating film 313 may correspond to the first insulating film 113.
The second etch stop film 340 may be disposed below the first surface S1 of the substrate 100 of the second pixel region PR2. The second etch stop film 340 may be disposed to cover the lower surface of the second penetration electrode 310, the third transfer gate TG3, the fourth transfer gate TG4 and the second floating diffusion region FD2. The material contained in the second etch stop film 340 may be substantially the same as the material contained in the first etch stop film 140. The first etch stop film 140 and the second etch stop film 340 may be connected to each other or may be separated from each other, due to DTI (Deep Trench Isolation) between the first pixel region PR1 and the second pixel region PR2.
The second interlayer insulating film 150 and the third interlayer insulating film 170 may be disposed not only over the first pixel region PR1 but also over the second, third and fourth pixel regions PR2, PR3 and PR4. The second interlayer insulating film 150 may further include sixth, seventh, eighth, ninth and tenth contacts 351, 353, 355, 357, and 359 in the second pixel region PR2.
Each of the sixth to tenth contacts 351, 353, 355, 357, and 359 may correspond to each of the first to fifth contacts 151, 153, 155, 157, and 159. The upper surfaces of each of the sixth to the tenth contacts 351, 353, 355, 357, and 359 may be located on the same plane. The upper surfaces of each of the sixth to tenth contacts 351, 353, 355, 357, and 359 may be located at the same height with reference to the first surface S1 of the substrate 100. The upper surfaces of each of the sixth to tenth contacts 351, 353, 355, 357, and 359 may be located on the same plane as the upper surface of the second interlayer insulating film 150.
The second wiring 371 may be disposed in the third interlayer insulating film 170 of the second pixel region PR2. For example, the second wiring 371 may connect the sixth contact 351 and the seventh contact 353. The material contained in the second wiring 371 may be, for example, substantially the same as the material included in the first wiring 171.
In some example embodiments, the organic photoelectric conversion element OPD may be electrically connected to the second floating diffusion region FD2 through the second penetration electrode 310, the sixth contact 351, the second wiring 371 and the seventh contact 353. For example, the fourth transfer gate TG4 may transfer the fourth optical signal, which is the optical charge generated from the organic photoelectric conversion element OPD, to the second floating diffusion region FD2, using the second penetration electrode 310, the sixth contact 351, the second wiring 371, the seventh contact 353 and the source region 334 of the fourth transfer transistor TR4.
Hereinafter, a method for manufacturing the image sensor according to some example embodiments of the present inventive concepts will be described with reference to
Referring to
Referring to
Referring to
Referring to
The first floating diffusion region FD1 may be formed on the first surface S1 of the substrate 100 so as to be spaced apart from the pre penetration electrode 110ap. As referred to herein, an element that is “spaced apart” from another element will be understood to be isolated from direct contact with the other element. The first etch stop film 140 may be formed so as to entirely cover the first surface S1 of the substrate 100. Therefore, the constituent elements (for example, the first transfer gate TG1, the first transfer gate spacer 123 and the second transfer gate spacer 133, and the second transfer gate TG2) formed on the first surface S1 of the substrate 100 may be covered with the first etch stop film 140. Therefore, the first etch stop film 140 may cover the upper surfaces of the first transfer gate TG1, the second transfer gate TG2, the first floating diffusion region FD1 and the pre penetration electrode 110ap. Thus, as shown in
Referring to
Referring to
Referring to
As shown in
Referring to
In the method for manufacturing the image sensor according to the present inventive concepts, the first to fifth contacts 151, 153, 155, 157, and 159 may be formed at the same time. For example, the contact material fills the first to fifth contact holes CH1, CH2, CH3, CH4, and CH5 and may also be formed on the second interlayer insulating film 150. The first to fifth contacts 151, 153, 155, 157, and 159 may be formed, for example, by removing a contact material formed on the second interlayer insulating film 150 through a planarization process or the like. Therefore, the first surfaces 151U, 153U, 155U, 157U, and 159U of the first to fifth contacts may be located on the same plane.
Referring to
Referring to
Accordingly, a first penetration electrode 110 penetrating the substrate 100 may be formed based on removing a portion of the substrate 100 and a portion of the bottom surface of the trench T2 to expose the pre penetration electrode 110ap.
While the present inventive concepts have been particularly shown and described with reference to example embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present inventive concepts as defined by the following claims. It is therefore desired that the present embodiments be considered in all respects as illustrative and not restrictive, reference being made to the appended claims rather than the foregoing description to indicate the scope of the inventive concepts.
| Number | Date | Country | Kind |
|---|---|---|---|
| 10-2018-0023655 | Feb 2018 | KR | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 9620548 | Wang et al. | Apr 2017 | B1 |
| 9780130 | Suh et al. | Oct 2017 | B2 |
| 9780142 | Koo et al. | Oct 2017 | B1 |
| 10212367 | Lee | Feb 2019 | B2 |
| 20140213011 | Lee | Jul 2014 | A1 |
| 20150312492 | Kim | Oct 2015 | A1 |
| 20160293873 | Yamaguchi | Oct 2016 | A1 |
| 20170148838 | Togashi | May 2017 | A1 |
| 20170170238 | Lee et al. | Jun 2017 | A1 |
| 20170170239 | Lee et al. | Jun 2017 | A1 |
| 20170287982 | Joei | Oct 2017 | A1 |
| 20180013961 | Lee et al. | Jan 2018 | A1 |
| 20180190707 | Lee | Jul 2018 | A1 |
| 20180240847 | Ota et al. | Aug 2018 | A1 |
| Number | Date | Country |
|---|---|---|
| WO-2016143531 | Sep 2016 | WO |
| Entry |
|---|
| Search Report and Written Opinion for corresponding Singapore Application No. 10201807945V dated Jul. 3, 2019. |
| Number | Date | Country | |
|---|---|---|---|
| 20190267429 A1 | Aug 2019 | US |
