Gail Robinson, “New design approach recycles electrons to save power—Clock powered circuits set efficiency record”, Electronic Engineering Times, 1997, n. 983, PG. 37.* |
“Clockless Logic Overview,” @ http://www.sanders.com/hpc/CL/Overview.html. |
37 A Fully Asynchronous Digital Signal Processor Using Self-Timed Circuits, IEEE Journal of Solid-State Circuits, vol. 25, No. 6, 12/90, pp. 1526-1536. |
Fant et al. in “NULL Convention Logic™” (Theseus Logic, Inc., 1997, 35 pp.). |
Wang et al. in “Technology Independent Design Using NULL Convention Logic™” (Theseus Logic, inc., Oct. 19, 1998 19 pp.). |
Cogency Technology, @ http//:www.cogency.co.uk/tech/index.html, © 1999, 8 pp. |
Svensson et al.,“Driving a capacitive load without dissipating fCV2, ” 1994 IEEE, Proc of the International Symposium of Low-Power Electronics and Design, San Diego, CA, Oct. 10-12, 1994. |
Gail Robinson, “New design approach recycles electrons to save power—Clock-powered circuits set efficiency record,” Electronic Engineering Times, 1997, n 983, PG37. |
Athas et al., “Energy-Recovery CMOS for Highly Pipelined DSP Designs,” USC/Information Sciences Institute; IEEE, Proc. of the International Symposium on Low-Power electronics and Design, Monterey, CA, Aug. 12-14, 1996. |
Chandrakasan et al., “Low-Power Digital CMOS Design,” Kluwer Academic Publishers, 1995, Third Printing 1998. |
Athas et al., “Low-Power Digital Systems Based on Adiabatic-Switching Principles,” IEEE Trasactions of VLSI Systems, pp. 398-407, Dec. 1994. |
Athas et al., “An Energy-Efficient CMOS Line Driver Using Adiabatic Switching,” IEEE, Proc. Of the Fourth Great Lakes Symposium on VLSI Design, pp 159-164, Mar. 1994. |
Lars Svensson, “AC-1: A Clock-Powered Microprocessor,” Enterprise Integration Systems Division, USC/Information Sciences Institute, Aug. 20, 1997. |
Tzartzanis et al., “Clock-Powered Logic for a 50 MHz Low-Power RISC Datapath,” Information Sciences Institute, The Univ. of Southern California, Feb. 8, 1997. |
Tzartzanis et al., “Retractile Clock-Powered Logic,” Information Sciences Institute, Univ. of Southern California, Aug. 16, 1999. |
Tzartzanis et al., “Clock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing,” Information Sciences Institute, Univ. of Southern California, Mar. 22, 1999. |
Athas et al., “AC-1: A Clock-Powered Microprocessor,” 1997 IEEE, Proc. Of the International Symposium on Low-Power Electronics and Design, Monterey, CA, Aug. 18-20, 1997. |
Tzartzanis et al., “Clock-Powered Logic for a 50 MHz Low-Power RISC Datapath,” 1997 IEEE, Digest of Technical Paperes of the International Solid-State Circuits Conference, San Francisco, CA Feb. 6-8, 1997. |