The present invention relates generally to sensors, and more particularly to an implantable wireless network of distributed microscale sensors.
In general, a vastly enhanced capability to bi-directionally interface with cortical microcircuits in a clinically viable way is the ultimate aspiration in neuroengineering. This necessitates a paradigm shift in neural interface system design beyond current bulky, monolithic constructs which are challenging to scale past 100-200 channels due to anatomic and engineering design constraints.
The following presents a simplified summary of the innovation in order to provide a basic understanding of some aspects of the invention. This summary is not an extensive overview of the invention. It is intended to neither identify key or critical elements of the invention nor delineate the scope of the invention.
Its sole purpose is to present some concepts of the invention in a simplified form as a prelude to the more detailed description that is presented later.
In general, in one aspect, the invention features a system including an ensemble of wirelessly networked intracranial implants, and a compact external epidermal wearable skin patch radio frequency (RF) transceiver and data processing hub, the network of intracranial implants wirelessly linked to the skin patch RF transceiver and data processing hub.
In another aspect, the invention features a system including a spatially-distributed network of wireless microscale implantable sensors capable of recording and electrical stimulation, a compact wearable skin patch including an external wireless hub and a neuro-computational processor, the spatially-distributed network of wireless microscale implantable sensors wirelessly linked to the compact wearable skin patch, and a remote server, the compact wearable skin patch wirelessly linked to the remote server.
These and other features and advantages will be apparent from a reading of the following detailed description and a review of the associated drawings. It is to be understood that both the foregoing general description and the following detailed description are explanatory only and are not restrictive of aspects as claimed.
These and other features, aspects, and advantages of the present invention will become better understood with reference to the following description, appended claims, and accompanying drawings where:
The subject innovation is now described with reference to the drawings, wherein like reference numerals are used to refer to like elements throughout. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It may be evident, however, that the present invention may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form in order to facilitate describing the present invention.
The present invention is directed towards a neural interface system relying on a spatially-distributed network of wireless microscale implantable sensors that offers a highly scalable, robust and adaptive architecture for next-generation neural interfaces. More specifically, the present invention includes a wireless network of sub-mm, untethered, individually addressable, fully wireless microscale sensors (referred to as “neurograins”), in the context of an epicortical implant. Individual neurograin chiplets integrate a ˜1 GHz wireless link for energy harvesting and telemetry with analog and digital electronics for neural signal amplification, on-chip storage, and networked communications via a Time-Division Multiple Access (TDMA) protocol. Each neurograin forms a completely self-contained single channel of neural access and is implantable after post-process atomic layer deposition of thin-film (e.g., 100 nm thick) barriers for hermetic sealing. Ensembles of implantable neurograins form a fully wireless cortico-computer communication network (utilizing their unique device IDs). The implanted network is coordinated by a compact external epidermal skin patch radio frequency (RF) transceiver and data processing hub, which is implemented as a wearable module in order to be compatible with clinical implant considerations.
As shown in
Each of the intracranial implants 12 includes a wireless microscale implantable sensor that is of autonomous sub-millimeter microscale size. Each implantable sensor integrates a wireless link operating near 1 GHz frequency for energy harvesting and telemetry with analog and digital electronics for neural signal amplification, on-chip storage, and networked communications using, for example, a time-division multiple access (TDMA) protocol. Each sensor 12 is capable of either or both neural signal recording and microscale electrical stimulation of neuronal targets.
The radio frequency (RF) transceiver 16 and data processing hub 18 include a field-programmable-gate-array (FPGA) back-end configured to provide real-time wireless demodulation and neural decoding/encoding for closed-loop control.
The one or more cloud computing servers 20 may be configured for model optimization and machine learning techniques.
In summary, scalability and implantability are important drivers dictating the system 10 architecture. As such, the system 10 constitutes ensembles of implantable, sub-millimeter, individually addressable, microelectronic chiplets (referred to herein as “neurograins”). Each neurograin is designed as a self-contained, hermetically sealed module measuring, for example, 500 μm×500 μm×35 μm, and powered through transcutaneous wireless power delivery via near-field inductive coupling at approximately 1 GHz. This activates on-chip electronics for neural signal transduction (ECoG signals with up to 500 Hz bandwidth in this epi-cortical application), on-chip memory storage and subsequent uplink telemetry via RF backscattering at 10 Mbps in accordance with the implemented time-domain multiple access (TDMA) network protocol. The network communication protocol is designed to accommodate up to 1000 channels of broadband ECoG data, but extendable via parallelization and other techniques to 10-100× higher channel counts with compatible hardware changes. Neurograin microdevices can be individually or collectively implanted (latter e.g., an ECoG grid or peripheral nerve cuff electrode) into selected areas of the brain or peripheral nervous system (PNS), thereby forming untethered, broadband, bidirectional neural interfacing elements usable for a variety of diagnostic and therapeutic neural applications.
At the core of the neurograin implant 12 is an Application-Specific Integrated Circuit (ASIC), designed in 65 nm mixed-signal low-power process. This 0.25 mm2 chip integrates analog, digital and RF circuitry allowing for autonomous operation, and can thus be deployed independently into the brain. Networked chip telecommunications are coordinated by a wearable external software-defined-radio (SDR). The latter has a field-programmable-gate-array (FPGA) back-end, which is utilized to provide real-time wireless demodulation, as well as neural decoding/encoding for closed-loop control. This neurocomputational processor is implemented to seamlessly access resources such as cloud computing for model optimization such as example, machine learning techniques.
The neurograin chiplets 12 implement an on-chip multi-turn microcoil along with RF rectifiers and backscatter modulators.
Sensing neural activity with high-fidelity is a critical requirement for the wireless neurograin sensors. The present invention provides a self-standing, DC-coupled AFE with a merged amp-ADC architecture. By combining a chopping V/I converter, a VCO-based ADC and a mixed-signal differential electrode offset (DEO) canceling servo loop (see
Neurograin chiplets have a unique on-chip ID, which is derived from utilizing CMOS process variations. This ID (discoverable during chip calibration) is used to queue neurograin nodes for a TDMA telecommunication network. The uplink telemetry uses Binary Phase Shift Keying (BPSK)-modulated RF backscatter at 10 Mbps, while the downlink employs amplitude-shift-keying based pulse-width-modulation (ASK-PWM) at 1 Mbps. The same wireless link is used for both power and telecoms, and the full network design relies on synchronized bidirectional communication for efficient link bandwidth usage (see
The neurograin implants 12 are wirelessly powered in the near-field inductive coupling regime at ˜1 GHz. The power budget for an individual neurograin is ˜40 μW, and this must be harvested across a transcranial distance of 1 cm. The present invention accomplishes this by the introduction of a relay coil which has moderate coupling both with the external Tx and the neurograin microRx coils, thus increasing the efficiency of wireless power transfer at least 50× over a standard 2-coil approach. Furthermore, both the Tx and relay coils are designed with a double coil layout architecture, which creates a uniform magnetic field over a large plane enabling us to capture a large number of spatially distributed neurograin microdevices 12 with a single Tx-relay pair. One example is a 4-quadrant coil design covering a 2 cm×2 cm area for a 1000 channel human implant. Coil geometries may be further adapted to accommodate anatomical variations.
Chronic biocompatibility of the neural implant is a consideration of utmost importance for clinical viability. A robust physical electrode-tissue interface is a major aspect of this challenge along with hermetic packaging of the implant. We utilize standard post-process microfabrication techniques for patterned deposition of gold on top of the fabricated chiplet pads to form neurograin recording electrodes with impedances in the 100 kΩ range. We have also developed techniques for ALD-based stacked multilayer conformal coatings for neurograin hermetic packaging. The overall thickness profile of the packaging material is 100 nm, and packaged chiplets have been tested in an accelerated aging testbed with demonstrated viability well over 10 years at this time.
In one implementation, the present invention uses a compact SDR platform consisting of an Analog Devices AD9361 RF transceiver and a Zynq UltraScale+ system-on-chip (SoC) as the external telecommunications hub (see
It would be appreciated by those skilled in the art that various changes and modifications can be made to the illustrated embodiments without departing from the spirit of the present invention. All such modifications and changes are intended to be within the scope of the present invention except as limited by the scope of the appended claims.
This application claims benefit from U.S. Provisional Patent Application Ser. No. 62/850,202, filed May 20, 2019, which is incorporated by reference in its entirety.
This invention was made with government support under SPAWAR grant no. N66001-17-C-4013 awarded by ONR. The government has certain rights in the invention.
Number | Date | Country | |
---|---|---|---|
62850202 | May 2019 | US |