Grodstein, Joel, et al., "Optimal Latch Mapping and Retiming within a Tree", 1993 IEEE/ACM International Conference on Computer-Aided Design. Nov. 7-11, 1993, pp. 242-243. |
Lockyear, Brian, et al., "The Practical Application of Retiming to the Design of High-Performance Systems", 1993 IEEE/ACM International Conference on Computer-Aided Design, Nov. 7-11, 1993, pp. 288-295. |
E. Detjens et al., "Technology Mapping in MIS," 5.sup.th Annual European Computer Conference, May 1991, pp. 116-119. |
J.R. Fox et al., "The Role of Synthesis in an ASIC Design Environment," 1989 International Conference, �Jun. 1989! pp. 249-254. |
Keutzer, Kurt "DAGON: Technology Binding and Local Optimization by DAG Matching," 24.sup.th ACM/IEEE Design Conference, Jun. 1987, pp. 341-347. |
De Micheli," Technology Mapping of Digital Circuits," 5.sup.th Annual European Computer Conference, May 1991, pp. 580-586. |
Bartlet, Karen A. et al., "Library Specific Optimization of Multilevel Combinational Logic," IEEE, �Jun. 1985! pp. 411-415. |
Bergamaschi, Reinaldo A., "Automatic Synthesis and Technology Mapping of Combinational Logic," IEEE, �May 1988!, pp. 466-469. |
Noth, Winfried, et al., "TROY: A Tree Based Approach to Logic Synthesis and Technology Mapping," VLSI, 1996 6.sup.th Great Lakes Symposium �Jan. 1996,! pp. 188-193. |
Lega, Mario C., "Mapping Properties of Multi-Level Logic Synbthesis Operations," Computer Design 1988 International Conference, �May 1988!, pp. 257-261. |
Brayton, R.K., "Algorithms for Multi-Level Logic Synthesis and Optimization," NATO Advanced Study Institute on Logic Synthesis and Silicon Complication for VLSI Design, Jul. 1986, pp. 197-248. |