This invention relates to power switching circuits, specifically ones for which an inductive load is used.
A single-sided switch is a switching configuration where a switching device is used either to connect the load to a node at a lower potential—a “low-side” switch—or to a node at a higher potential—a “high-side” switch. The low-side configuration is shown in
Ideally, the freewheeling diodes 11 used in the circuits of
An alternative to the configurations illustrated in
As shown in
Many power switching circuits contain one or more high-side or low-side switches. One example is the boost-mode power-factor correction circuit shown in
In one aspect, a switch is described that includes a first switching device in series with an assembly comprising a load and a second switching device, the first switching device including a first channel, the second switching device including a second channel, wherein in a first mode of operation the second switching device is capable of blocking a voltage applied across the second switching device in a first direction, in a second mode of operation a substantial current flows through the second channel of the second switching device when a voltage is applied across the second switching device in a second direction and a gate of the second switching device is biased below a threshold voltage of the second switching device, and in a third mode of operation a substantial current flows through the second channel of the second switching device when a voltage is applied across the second switching device in the second direction and the gate of the second switching device is biased above the threshold voltage of the second switching device.
The switch or the assembly can be free of any diodes.
In another aspect, a method of operating a switch is described. At a first time, a gate of a first switching device of a switch is biased higher than a threshold voltage of the first switching device and a gate of a second switching device is biased lower than a threshold voltage of the second switching device, allowing current to flow from a high voltage side of the switch to a low voltage or ground side of the switch through the load. At a second time immediately following the first time, a bias on the gate of the first switching device is changed to be lower than the threshold voltage of the first switching device, causing the second switching device to operate in diode mode and blocking current from flowing to ground. At a third time immediately following the second time, a bias on the gate of the second switching device is changed to be higher than the threshold voltage of the second switching device, wherein changing the bias at the third time reduces conduction loss in comparison to switch operation between the second time and the third time.
In another aspect, a boost-mode power-factor correction circuit is described. The circuit includes a first switching device comprising a first channel, an inductive load, a capacitor, and a second switching device comprising a second channel, wherein the first switching device is connected to a node between the inductive load and a floating gate drive circuit, the second switching device is configured to be connected to the floating gate drive circuit, and the second switching device is between the inductive load and the capacitor.
In yet another aspect, a method of operating the boost-mode power-factor correction circuit is described. The method includes causing a load current through the inductive load to be continuous; at a first time, biasing a gate of the first switching device higher than a threshold voltage of the first switching device and biasing a gate of the second switching device lower than a threshold voltage of the second switching device, allowing current to flow through the first switching device; at a second time immediately following the first time, changing a bias on the gate of the first switching device to be lower than the threshold voltage of the first switching device, causing the first switching device to operate in blocking mode and the second switching device to operate in diode mode, allowing current to flow through the second switching device; at a third time immediately following the second time, changing a bias on the gate of the second switching device to be higher than the threshold voltage of the second switching device, wherein changing the bias at the third time reduces conduction loss in comparison to switch operation between the second time and the third time.
In another aspect, a method of operating the boost-mode power-factor correction circuit is described. The method includes causing a load current through the inductive load to be discontinuous, sensing the load current, and when the load current approaches zero, changing a bias on a gate of the second switching device from a voltage higher than a threshold voltage of the second switching device to a voltage lower than the threshold voltage of the second switching.
In yet another aspect a method of operating the boost-mode power-factor correction circuit is described. The method includes sensing a load current passing through the inductive load, causing the load current to approach zero and immediately increase after approaching zero, and when the load current approaches zero, switching the second switching device from on to off and switching the first switching device from off to on.
In some embodiments, the following features are present. The first mode of operation can comprise biasing the gate of the first switching device above a threshold voltage of the first switching device. The second mode of operation can comprise biasing the gate of the first switching device below a threshold voltage of the first switching device. The first switching device can have a first terminal and a second terminal on opposite sides of the gate, and the first terminal can be adjacent to the assembly and at a higher voltage than the second terminal of the first switching device during operation. The first switching device can have a first terminal and a second terminal on opposite sides of the gate, and the first terminal can be adjacent to the assembly and at a lower voltage than the second terminal of the first switching device during operation. A first node can be between the assembly and the first switching device, a second node can be at a high voltage side of the switch, and the second switching device can be capable of blocking a voltage when voltage at the first node is lower than voltage at the second node. A first node can be between the assembly and the first switching device, a second node can be at a low voltage or ground side of the switch, and the second switching device can be capable of blocking a voltage when voltage at the first node is higher than voltage at the second node. The second switching device can be capable of blocking a same voltage as the first switching device is capable of blocking The second switching device can be capable of blocking voltage in two directions. When the gate of the first switching device is biased lower than a threshold voltage of the first switching device, the second switching device can be capable of conducting current. When the gate of the first switching device is biased lower than the threshold voltage of the first switching device, substantially all current can flow through a single primary channel of the second switching device. When the gate of the second switching device is biased higher than the threshold voltage of the second switching device, the voltage drop across the second switching device can be reduced as compared to when the gate of the second switching device is biased lower than the threshold voltage of the second switching device. The second switching device can have a positive threshold voltage. The first switching device can have a positive threshold voltage. The second switching device can be a HEMT. The second switching device can be a III-Nitride HEMT. The first switching device can be a HEMT. The first switching device can be a III-Nitride HEMT. The second switching device can be structurally the same as the first switching device. A voltage drop across the second switching device can be smaller in the third mode of operation as compared to in the second mode of operation. The load can be an inductive load. The first switching device or the second switching device can comprise a high-voltage depletion mode device and a low-voltage enhancement mode device, the second channel can be a channel of the high-voltage depletion mode device, and the threshold voltage of the second switching device can be a threshold voltage of the low-voltage enhancement mode device. The low-voltage enhancement mode device can at least block a voltage equal to an absolute value of a threshold voltage of the high-voltage depletion mode device. The high-voltage depletion mode device can be a III-Nitride HEMT. The low-voltage enhancement mode device can be a III-Nitride HEMT. The low-voltage enhancement mode device can be a Si MOS device. The device can include a diode connected antiparallel to the low-voltage enhancement mode device. The first switching device can comprise a high-voltage depletion mode device and a low-voltage enhancement mode device, the first channel can be a channel of the high-voltage depletion mode device, and a threshold voltage of the first switching device can be a threshold voltage of the low-voltage enhancement mode device.
Boost-mode power-factor correction circuits can include one or more of the following features. The first switching device can be a III-N HEMT. The second switching device can be a III-N HEMT.
Operating a boost-mode power-factor correction circuit can include causing a load current through the inductive load to be discontinuous, sensing the load current, and when the load current approaches zero, changing a bias on a gate of the second switching device from a voltage higher than a threshold voltage of the second switching device to a voltage lower than the threshold voltage of the second switching device. A load current passing through the inductive load, causing the load current to approach zero and immediately increase after approaching zero is sensed. When the load current approaches zero, the second switching device is switched from on to off and the first switching device is switched from off to on.
Methods described herein may include one or more of the following features or steps. Changing the bias at the third time can reduce conduction loss in comparison to switch operation at the second time.
a-c show schematics of a low-side switch, and current paths for various bias conditions.
a-c show schematics of a high-side switch, and current paths for various bias conditions.
a-e show schematics of high-side switches with a MOSFET connected across the inductive load, and current paths for various bias conditions.
a-c show schematics of a boost-mode power-factor correction circuit and current paths for various bias conditions.
a-d show schematics of a low-side switch, along with current paths for various bias conditions.
e shows a biasing scheme for the switching devices in the circuits of
a-d show schematics of a high-side switch, along with current paths for various bias conditions.
e shows a biasing scheme for the switching devices in the circuits of
a-d show schematics of a boost-mode power-factor correction circuit, along with current paths for various bias conditions.
e shows a biasing scheme for the switching devices in the circuits of
a-c show the input current as a function of time for various operating conditions for the circuit in
Low-side and high-side switches and the circuits which they comprise, wherein the freewheeling diode shown in
Additionally, switching device 41 must have the following characteristics. It must be able to block significant voltage when the voltage at terminal 45/55 is lower than the voltage at terminal 46/56. This condition occurs when switching device 42 is biased high, as shown in
The detailed operation of the circuit in
Depending on the current level and the threshold voltage of switching device 41, the power dissipation through this device could be unacceptably high when operating in the diode mode. In this case, a lower power mode of operation may be achieved by applying a voltage VGS41>Vth41 to the gate of switching device 41, as shown in
In the circuit of
The detailed operation of the circuit in
Examples of devices that meet the criteria specified above for switching device 41 are metal-semiconductor field effect transistors (MESFETs) of any material system, junction field effect transistors (JFETs) of any material system, high electron mobility transistors (HEMTs or HFETs) of any material system, including vertical devices such as current aperture vertical electron transistors (CAVETs), and bidirectional switches comprised of the devices listed above, such as those described U.S. application Ser. No. 12/209,581, filed Sep. 12, 2008, which is hereby incorporated by reference throughout. Common material systems for HEMTs and MESFETs include GaxAlyIn1-x-yNmAsnP1-m-n or III-V materials, such as III-N materials, III-As materials, and III-P materials. Common materials for JFETs include III-V materials, SiC, and Si.
Preferably, switching device 41 is an enhancement mode device to prevent accidental turn on, in order to avoid damage to the device or other circuit components. III-Nitride (III-N) devices, such as III-Nitride HFETs, are especially desirable due to the large blocking voltages that can be achieved with these devices. The device preferably also exhibits a high access region conductivity (such as sheet resistance <750 ohms/square) along with high breakdown voltage (600/1200 Volts) and low on resistance (<5 or <10 mohm-cm2 for 600/1200 V respectively). The device can also include any of the following: a surface passivation layer, such as SiN, a field plate, such as a slant field plate, and an insulator underneath the gate. In other embodiments, switching device 41 is a SiC JFET.
A variation on switching device 41, which can be used with any of the embodiments described herein, embodiment is shown in
A boost-mode power-factor correction circuit is shown in
As with the circuits in
If the load current is continuous, then the timing of the gate signals to switching devices 42 and 41 is similar to that of the circuits in
The current in the inductor can become discontinuous or negative if the energy stored in it is completely transferred, either to the output capacitor or through switching device 42, before the commencement of the next switching cycle. In circuits where the switching device 41, or flyback transistor, is connected in parallel to the load, such as those in
The third case, the critical mode, is essentially the same as the discontinuous mode, with the difference that the switching device 42 turns back on as soon as the load current approaches zero. This implies that the switching frequency is not fixed, but adjustable, as in a hysteretic controller. The control circuit is therefore very different from the discontinuous case, but the requirement regarding the switching sequence of the switching devices 42 and 41 is the same. The current must be sensed to know when it has approached zero, and switching device 41 must be turned off when the current approaches zero.
This application claims priority to U.S. Provisional Application Ser. No. 61/099,451, filed on Sep. 23, 2008. The disclosure of the prior application is considered part of and is incorporated by reference in the disclosure of this application.
Number | Name | Date | Kind |
---|---|---|---|
4384287 | Sakuma | May 1983 | A |
4645562 | Liao et al. | Feb 1987 | A |
4728826 | Einzinger et al. | Mar 1988 | A |
4808853 | Taylor | Feb 1989 | A |
4821093 | Iafrate et al. | Apr 1989 | A |
4914489 | Awano | Apr 1990 | A |
5198964 | Ito et al. | Mar 1993 | A |
5329147 | Vo et al. | Jul 1994 | A |
5379209 | Goff | Jan 1995 | A |
5493487 | Close et al. | Feb 1996 | A |
5637922 | Fillion et al. | Jun 1997 | A |
5646069 | Jelloian et al. | Jul 1997 | A |
5705847 | Kashiwa et al. | Jan 1998 | A |
5714393 | Wild et al. | Feb 1998 | A |
5952856 | Horiguchi et al. | Sep 1999 | A |
5998810 | Hatano et al. | Dec 1999 | A |
6008684 | Ker et al. | Dec 1999 | A |
6097046 | Plumton | Aug 2000 | A |
6107844 | Berg et al. | Aug 2000 | A |
6130831 | Matsunaga | Oct 2000 | A |
6316793 | Sheppard et al. | Nov 2001 | B1 |
6333617 | Itabashi et al. | Dec 2001 | B1 |
6395593 | Pendharkar et al. | May 2002 | B1 |
6475889 | Ring | Nov 2002 | B1 |
6486502 | Sheppard et al. | Nov 2002 | B1 |
6515303 | Ring | Feb 2003 | B2 |
6521940 | Vu et al. | Feb 2003 | B1 |
6548333 | Smith | Apr 2003 | B2 |
6583454 | Sheppard et al. | Jun 2003 | B2 |
6586781 | Wu et al. | Jul 2003 | B2 |
6649497 | Ring | Nov 2003 | B2 |
6727531 | Redwing et al. | Apr 2004 | B1 |
6777278 | Smith | Aug 2004 | B2 |
6781423 | Knoedgen | Aug 2004 | B1 |
6849882 | Chavarkar et al. | Feb 2005 | B2 |
6867078 | Green et al. | Mar 2005 | B1 |
6900657 | Bui et al. | May 2005 | B2 |
6946739 | Ring | Sep 2005 | B2 |
6979863 | Ryu | Dec 2005 | B2 |
6982204 | Saxler et al. | Jan 2006 | B2 |
7030428 | Saxler | Apr 2006 | B2 |
7045404 | Sheppard et al. | May 2006 | B2 |
7071498 | Johnson et al. | Jul 2006 | B2 |
7084475 | Shelton et al. | Aug 2006 | B2 |
7116567 | Shelton et al. | Oct 2006 | B2 |
7125786 | Ring et al. | Oct 2006 | B2 |
7161194 | Parikh et al. | Jan 2007 | B2 |
7170111 | Saxler | Jan 2007 | B2 |
7230284 | Parikh et al. | Jun 2007 | B2 |
7238560 | Sheppard et al. | Jul 2007 | B2 |
7253454 | Saxler | Aug 2007 | B2 |
7265399 | Sriram et al. | Sep 2007 | B2 |
7268375 | Shur et al. | Sep 2007 | B2 |
7304331 | Saito et al. | Dec 2007 | B2 |
7321132 | Robinson et al. | Jan 2008 | B2 |
7326971 | Harris et al. | Feb 2008 | B2 |
7332795 | Smith et al. | Feb 2008 | B2 |
7364988 | Harris et al. | Apr 2008 | B2 |
7388236 | Wu et al. | Jun 2008 | B2 |
7419892 | Sheppard et al. | Sep 2008 | B2 |
7432142 | Saxler et al. | Oct 2008 | B2 |
7443648 | Cutter et al. | Oct 2008 | B2 |
7456443 | Saxler et al. | Nov 2008 | B2 |
7465967 | Smith et al. | Dec 2008 | B2 |
7477082 | Fukazawa | Jan 2009 | B2 |
7501669 | Parikh et al. | Mar 2009 | B2 |
7544963 | Saxler | Jun 2009 | B2 |
7548112 | Sheppard | Jun 2009 | B2 |
7550783 | Wu et al. | Jun 2009 | B2 |
7550784 | Saxler et al. | Jun 2009 | B2 |
7566918 | Wu et al. | Jul 2009 | B2 |
7573078 | Wu et al. | Aug 2009 | B2 |
7592211 | Sheppard et al. | Sep 2009 | B2 |
7612390 | Saxler et al. | Nov 2009 | B2 |
7615774 | Saxler | Nov 2009 | B2 |
7638818 | Wu et al. | Dec 2009 | B2 |
7639064 | Hsiao et al. | Dec 2009 | B2 |
7678628 | Sheppard et al. | Mar 2010 | B2 |
7692263 | Wu et al. | Apr 2010 | B2 |
7709269 | Smith et al. | May 2010 | B2 |
7709859 | Smith et al. | May 2010 | B2 |
7719055 | McNutt et al. | May 2010 | B1 |
7745851 | Harris | Jun 2010 | B2 |
7777252 | Sugimoto et al. | Aug 2010 | B2 |
7795642 | Suh et al. | Sep 2010 | B2 |
7812369 | Chini et al. | Oct 2010 | B2 |
7851825 | Suh et al. | Dec 2010 | B2 |
7855401 | Sheppard et al. | Dec 2010 | B2 |
7875537 | Suvorov et al. | Jan 2011 | B2 |
7875907 | Honea et al. | Jan 2011 | B2 |
7875914 | Sheppard | Jan 2011 | B2 |
7884394 | Wu et al. | Feb 2011 | B2 |
7892974 | Ring et al. | Feb 2011 | B2 |
7893500 | Wu et al. | Feb 2011 | B2 |
7898004 | Wu et al. | Mar 2011 | B2 |
7901994 | Saxler et al. | Mar 2011 | B2 |
7906799 | Sheppard et al. | Mar 2011 | B2 |
7915643 | Suh et al. | Mar 2011 | B2 |
7915644 | Wu et al. | Mar 2011 | B2 |
7919791 | Flynn et al. | Apr 2011 | B2 |
7928475 | Parikh et al. | Apr 2011 | B2 |
7939391 | Suh et al. | May 2011 | B2 |
7948011 | Rajan et al. | May 2011 | B2 |
7955918 | Wu et al. | Jun 2011 | B2 |
7960756 | Sheppard et al. | Jun 2011 | B2 |
7965126 | Honea et al. | Jun 2011 | B2 |
7985986 | Heikman et al. | Jul 2011 | B2 |
8049252 | Smith et al. | Nov 2011 | B2 |
20010032999 | Yoshida | Oct 2001 | A1 |
20010040247 | Ando et al. | Nov 2001 | A1 |
20020036287 | Yu et al. | Mar 2002 | A1 |
20020121648 | Hsu et al. | Sep 2002 | A1 |
20020125920 | Stanley | Sep 2002 | A1 |
20020167023 | Chavarkar et al. | Nov 2002 | A1 |
20030006437 | Mizuta et al. | Jan 2003 | A1 |
20030020092 | Parikh et al. | Jan 2003 | A1 |
20030178654 | Thornton | Sep 2003 | A1 |
20040041169 | Ren et al. | Mar 2004 | A1 |
20040061129 | Saxler et al. | Apr 2004 | A1 |
20040164347 | Zhao et al. | Aug 2004 | A1 |
20050067716 | Mishra et al. | Mar 2005 | A1 |
20050077541 | Shen et al. | Apr 2005 | A1 |
20050077947 | Munzer et al. | Apr 2005 | A1 |
20050133816 | Fan et al. | Jun 2005 | A1 |
20050146310 | Orr | Jul 2005 | A1 |
20050189561 | Kinzer et al. | Sep 2005 | A1 |
20050189562 | Kinzer et al. | Sep 2005 | A1 |
20050194612 | Beach | Sep 2005 | A1 |
20050253168 | Wu et al. | Nov 2005 | A1 |
20060011915 | Saito et al. | Jan 2006 | A1 |
20060033122 | Pavier et al. | Feb 2006 | A1 |
20060043499 | De Cremoux et al. | Mar 2006 | A1 |
20060060871 | Beach | Mar 2006 | A1 |
20060102929 | Okamoto et al. | May 2006 | A1 |
20060108602 | Tanimoto | May 2006 | A1 |
20060121682 | Saxler | Jun 2006 | A1 |
20060124962 | Ueda et al. | Jun 2006 | A1 |
20060157729 | Ueno et al. | Jul 2006 | A1 |
20060176007 | Best | Aug 2006 | A1 |
20060186422 | Gaska et al. | Aug 2006 | A1 |
20060189109 | Fitzgerald | Aug 2006 | A1 |
20060202272 | Wu et al. | Sep 2006 | A1 |
20060220063 | Kurachi et al. | Oct 2006 | A1 |
20060237825 | Pavier et al. | Oct 2006 | A1 |
20060255364 | Saxler et al. | Nov 2006 | A1 |
20060289901 | Sheppard et al. | Dec 2006 | A1 |
20070007547 | Beach | Jan 2007 | A1 |
20070018187 | Lee et al. | Jan 2007 | A1 |
20070018199 | Sheppard et al. | Jan 2007 | A1 |
20070018210 | Sheppard | Jan 2007 | A1 |
20070045670 | Kuraguchi | Mar 2007 | A1 |
20070080672 | Yang | Apr 2007 | A1 |
20070128743 | Huang et al. | Jun 2007 | A1 |
20070132037 | Hoshi et al. | Jun 2007 | A1 |
20070134834 | Lee et al. | Jun 2007 | A1 |
20070145390 | Kuraguchi | Jun 2007 | A1 |
20070158692 | Nakayama et al. | Jul 2007 | A1 |
20070164315 | Smith et al. | Jul 2007 | A1 |
20070164322 | Smith et al. | Jul 2007 | A1 |
20070194354 | Wu et al. | Aug 2007 | A1 |
20070205433 | Parikh et al. | Sep 2007 | A1 |
20070224710 | Palacios et al. | Sep 2007 | A1 |
20070228477 | Suzuki et al. | Oct 2007 | A1 |
20070278518 | Chen et al. | Dec 2007 | A1 |
20080017998 | Pavio | Jan 2008 | A1 |
20080073670 | Yang et al. | Mar 2008 | A1 |
20080093626 | Kuraguchi | Apr 2008 | A1 |
20080136390 | Briere | Jun 2008 | A1 |
20080157121 | Ohki | Jul 2008 | A1 |
20080203430 | Simin et al. | Aug 2008 | A1 |
20080203559 | Lee et al. | Aug 2008 | A1 |
20080230784 | Murphy | Sep 2008 | A1 |
20080237606 | Kikkawa et al. | Oct 2008 | A1 |
20080237640 | Mishra et al. | Oct 2008 | A1 |
20080248634 | Beach | Oct 2008 | A1 |
20080272404 | Kapoor | Nov 2008 | A1 |
20080274574 | Yun | Nov 2008 | A1 |
20080283844 | Hoshi et al. | Nov 2008 | A1 |
20080308813 | Suh et al. | Dec 2008 | A1 |
20090032820 | Chen | Feb 2009 | A1 |
20090032879 | Kuraguchi | Feb 2009 | A1 |
20090045438 | Inoue et al. | Feb 2009 | A1 |
20090065810 | Honea et al. | Mar 2009 | A1 |
20090072269 | Suh et al. | Mar 2009 | A1 |
20090075455 | Mishra | Mar 2009 | A1 |
20090085065 | Mishra et al. | Apr 2009 | A1 |
20090201072 | Honea et al. | Aug 2009 | A1 |
20090215230 | Muto et al. | Aug 2009 | A1 |
20090236728 | Satou et al. | Sep 2009 | A1 |
20100067275 | Wang et al. | Mar 2010 | A1 |
20100073067 | Honea | Mar 2010 | A1 |
20110006346 | Ando et al. | Jan 2011 | A1 |
20110012110 | Sazawa et al. | Jan 2011 | A1 |
20110019450 | Callanan et al. | Jan 2011 | A1 |
20110025397 | Wang et al. | Feb 2011 | A1 |
20110121314 | Suh et al. | May 2011 | A1 |
20110169549 | Wu | Jul 2011 | A1 |
Number | Date | Country |
---|---|---|
1748320 | Mar 2006 | CN |
101897029 | Nov 2010 | CN |
101978589 | Feb 2011 | CN |
102017160 | Apr 2011 | CN |
1998376 | Dec 2008 | EP |
2 188 842 | May 2010 | EP |
2 243 213 | Oct 2010 | EP |
2005-075040 | Mar 1993 | JP |
2006-067744 | Mar 1994 | JP |
2000-058871 | Feb 2000 | JP |
2000-101356 | Apr 2000 | JP |
2000-124358 | Apr 2000 | JP |
2003-229566 | Aug 2003 | JP |
2003-244943 | Aug 2003 | JP |
2003-338742 | Nov 2003 | JP |
2004-260114 | Sep 2004 | JP |
2006-032749 | Feb 2006 | JP |
2006-033723 | Feb 2006 | JP |
2006-173754 | Jun 2006 | JP |
2007-036218 | Feb 2007 | JP |
2007-215331 | Aug 2007 | JP |
2007-294769 | Nov 2007 | JP |
2008-199771 | Aug 2008 | JP |
2010-539712 | Dec 2010 | JP |
2011-512119 | Apr 2011 | JP |
200924068 | Jun 2009 | TW |
200924201 | Jun 2009 | TW |
98104543 | Oct 2009 | TW |
200947703 | Nov 2009 | TW |
201010076 | Mar 2010 | TW |
98132132 | Jul 2010 | TW |
201027759 | Jul 2010 | TW |
99103836 | Oct 2010 | TW |
WO 2007077666 | Jul 2007 | WO |
WO 2007108404 | Sep 2007 | WO |
WO 2008120094 | Oct 2008 | WO |
WO 2009036181 | Mar 2009 | WO |
WO 2009036266 | Mar 2009 | WO |
WO 2009039028 | Mar 2009 | WO |
WO 2009039041 | Mar 2009 | WO |
WO 2009076076 | Jun 2009 | WO |
WO 2009102732 | Aug 2009 | WO |
WO 2009132039 | Oct 2009 | WO |
WO 2010-039463 | Apr 2010 | WO |
WO 2010068554 | Jun 2010 | WO |
WO 2010090885 | Aug 2010 | WO |
WO 2010132587 | Nov 2010 | WO |
WO 2011031431 | Mar 2011 | WO |
WO 2011-053981 | May 2011 | WO |
WO 2011072027 | Jun 2011 | WO |
WO 2011085260 | Jul 2011 | WO |
WO 2011097302 | Aug 2011 | WO |
Number | Date | Country | |
---|---|---|---|
20100073067 A1 | Mar 2010 | US |
Number | Date | Country | |
---|---|---|---|
61099451 | Sep 2008 | US |