Integrated circuit device

Description

TECHNICAL FIELD

The embodiments relate to a semiconductor device, architecture, memory cell, array, and techniques for controlling and/or operating such device, cell, and array. More particularly, in one aspect, the embodiments relate to a dynamic random access memory (“DRAM”) cell, array, architecture and device, wherein the memory cell includes an electrically floating body configured or operated to store an electrical charge.

BACKGROUND

There is a continuing trend to employ and/or fabricate advanced integrated circuits using techniques, materials and devices that improve performance, reduce leakage current and enhance overall scaling. Semiconductor-on-Insulator (SOI) is a material in which such devices may be fabricated or disposed on or in (hereinafter collectively “on”). Such devices are known as SOI devices and include, for example, partially depleted (PD) devices, fully depleted (FD) devices, multiple gate devices (for example, double or triple gate), and Fin-FET.

One type of dynamic random access memory cell is based on, among other things, the electrically floating body effect of SOI transistors; see, for example, U.S. Pat. No. 6,969,662 (the “'662 patent”). In this regard, the dynamic random access memory cell may consist of a PD or a FD SOI transistor (or transistor formed in bulk material/substrate) having a channel, which is disposed adjacent to the body and separated from the channel by a gate dielectric. The body region of the transistor is electrically floating in view of the insulation layer (or non-conductive region, for example, in a bulk-type material/substrate) disposed beneath the body region. The state of the memory cell is determined by the concentration of charge within the body region of the SOI transistor.

Data is written into or read from a selected memory cell by applying suitable control signals to a selected word line(s), a selected source line(s) and/or a selected bit line(s). In response, charge carriers are accumulated in or emitted and/or ejected from electrically floating body region wherein the data states are defined by the amount of carriers within electrically floating body region. Notably, the entire contents of the '662 patent, including, for example, the features, attributes, architectures, configurations, materials, techniques and advantages described and illustrated therein, are incorporated by reference herein.

Referring to the operations of an N-channel transistor, for example, the memory cell of a DRAM array operates by accumulating in or emitting/ejecting majority carriers (electrons or holes) from body region. In this regard, conventional write techniques may accumulate majority carriers (in this example, “holes”) in body region of memory cells by, for example, impact ionization near source region and/or drain region. In sum, conventional writing programming techniques for memory cells having an N-channel type transistor often provide an excess of majority carriers by impact ionization or by band-to-band tunneling (gate-induced drain leakage (“GIDL”)). The majority carriers may be emitted or ejected from body region by, for example, forward biasing the source/body junction and/or the drain/body junction, such that the majority carrier may be removed via drain side hole removal, source side hole removal, or drain and source hole removal, for example.

Notably, for at least the purposes of this discussion, a logic high data state, or logic “1”, corresponds to, for example, an increased concentration of majority carries in the body region relative to an unprogrammed device and/or a device that is programmed with logic low data state, or logic “0”. In contrast, a logic low data state, or logic “0”, corresponds to, for example, a reduced concentration of majority carriers in the body region relative to a device that is programmed with a logic high data state, or logic “1”. The terms “logic low data state” and “logic 0” may be used interchangeably herein; likewise, the terms “logic high data state” and “logic 1” may be used interchangeably herein.

In one conventional technique, the memory cell is read by applying a small bias to the drain of the transistor as well as a gate bias which is above the threshold voltage of the transistor. In this regard, in the context of memory cells employing N-type transistors, a positive voltage is applied to one or more word lines to enable the reading of the memory cells associated with such word lines. The amount of drain current is determined or affected by the charge stored in the electrically floating body region of the transistor. As such, conventional reading techniques sense the amount of channel current provided/generated in response to the application of a predetermined voltage on the gate of the transistor of the memory cell to determine the state of the memory cell; a floating body memory cell may have two or more different current states corresponding to two or more different logical states (for example, two different current conditions/states corresponding to the two different logical states: “1” and “0”).

Further to writing and reading data to memory cells, data stored in the memory cells is required, under certain circumstances, to be periodically refreshed as a result of leakage current. The refreshing of the memory generally involves periodically reading information or data from an area of the memory (e.g., memory cells), and subsequently rewriting the read information into the same area of memory (e.g., memory cells) from which it was read with no modifications. Conventional refreshing techniques thus use the read and write operations appropriate to the transistor, and perform the read and write during two or more separate clock cycles. The technique used for refreshing data in a dynamic memory can have a large impact on memory performance, including memory availability, die area, and power consumption. Memories are typically and more specifically refreshed by performing a read operation during which data is read from memory cells into sense amps, followed by a write operation during which data is written back into the memory cells.

Conventional solutions to improve memory availability have typically involved increasing the number of sense amps in the memory so more of the memory can be refreshed at the same time. Unfortunately, the addition of more sense amps increases memory die area. Additionally, conventional refresh techniques often lead to relatively large power consumption due to, for example, the separate read and write operations of the refresh. The present inventions, in one aspect, are directed to hold operations that inherently refresh data states of memory cells without the need for separate refresh operations.

INCORPORATION BY REFERENCE

Each patent, patent application, and/or publication mentioned in this specification is herein incorporated by reference in its entirety to the same extent as if each individual patent, patent application, and/or publication was specifically and individually indicated to be incorporated by reference.

BRIEF DESCRIPTION OF THE DRAWINGS

In the course of the detailed description to follow, reference will be made to the attached drawings. These drawings show different aspects of the present inventions and, where appropriate, reference numerals illustrating like structures, components, materials and/or elements in different figures are labeled similarly. It is understood that various combinations of the structures, components, materials and/or elements, other than those specifically shown, are contemplated and are within the scope of the present inventions.

Moreover, there are many inventions described and illustrated herein. The present inventions are neither limited to any single aspect nor embodiment thereof, nor to any combinations and/or permutations of such aspects and/or embodiments. Moreover, each of the aspects of the present inventions, and/or embodiments thereof, may be employed alone or in combination with one or more of the other aspects of the present inventions and/or embodiments thereof. For the sake of brevity, many of those permutations and combinations will not be discussed separately herein.

FIG. 1A is a memory cell coupled to hold circuitry that inherently refreshes logic high and logic low data states of the memory cell during hold operations, under an embodiment;

FIG. 1B is a memory cell coupled to hold circuitry that inherently refreshes logic high and logic low data states of the memory cell during hold operations, under an alternative embodiment;

FIG. 2 shows relative magnitudes and timing of hold signal application to a floating-body transistor during hold operations that inherently refresh both logic high and logic low data states of the memory cell during hold operations, under a first embodiment.

FIG. 3 is a flow diagram for a method for continually holding a data state of a memory cell, under an embodiment.

FIGS. 4A and 4B show various stages of operation of transistor when writing or programming logic “1”, under an embodiment;

FIGS. 5A and 5B show various stages of operation of transistor when writing or programming logic “0”, under an embodiment;

FIG. 6 is an example of an operation under which the data state of a memory cell may be read and/or determined by applying control signals having predetermined voltages to gate and source region and drain region of transistor, under an embodiment;

FIG. 7A shows electrically floating body transistor schematically illustrated as including a MOS capacitor “component” and an intrinsic bipolar transistor “component”, under an embodiment;

FIG. 7B is an example characteristic curve of electrically floating body transistor, under an embodiment;

FIG. 8 is a flow diagram for forming a transistor, under an embodiment;

FIGS. 9A and 9B are schematic block diagrams of embodiments of an integrated circuit device including, among other things, a memory cell array, data sense and write circuitry, memory cell selection and control circuitry, according certain aspects of the present inventions; and

FIGS. 10, 11, and 12 illustrate an embodiment of an exemplary memory array having a plurality of memory cells and employing a separate source line configuration for each row of memory cells, according to certain aspects of the present inventions.

DETAILED DESCRIPTION

There are many inventions described herein as well as many aspects and embodiments of those inventions. In one aspect, the present inventions are directed to a semiconductor device including an electrically floating body. “Electrically floating body” or “floating body” refers to a transistor body which is not coupled to, and is therefore insulated from, power or ground rails within a semiconductor device or integrated circuit (IC) chip. Various levels of charge may therefore accumulate within a floating body of a transistor. Floating-body transistors are a significant characteristic of SOI devices.

In another aspect, the present inventions are directed to techniques to control and/or operate a semiconductor memory cell (and memory cell array having a plurality of such memory cells as well as an integrated circuit device including a memory cell array) having one or more electrically floating body transistors in which an electrical charge is stored in the body region of the electrically floating body transistor. The techniques of the present inventions may employ intrinsic bipolar transistor currents (referred to herein as “source” currents) to control, write, read and/or hold/refresh a data state in such a memory cell. In this regard, the present inventions may employ the intrinsic bipolar source current to control, write, read and/or hold/refresh a data state in/of the electrically floating body transistor of the memory cell.

The present inventions are also directed to semiconductor memory cell, array, circuitry and device to implement such control and operation techniques. Notably, the memory cell and/or memory cell array may comprise a portion of an integrated circuit device, for example, logic device (such as, a microcontroller or microprocessor) or a portion of a memory device (such as, a discrete memory).

FIG. 1A is a memory cell 12 coupled to hold circuitry 100 that applies hold signals that inherently refresh logic high and logic low data states of the memory cell, under an embodiment. The memory cell 12 is configured at least nearly the same as or representative of numerous other memory cells of a memory array (not shown) to which the memory cell 12 may be coupled. The memory cell 12 includes a transistor 14 having gate 16, body region 18, which is configured to be electrically floating, source region 20 and drain region 22. The body region 18 is disposed between source region 20 and drain region 22. Moreover, body region 18 is disposed on or above region 24, which may be an insulation region (for example, in an SOI material/substrate) or non-conductive region (for example, in a bulk-type material/substrate). The insulation or non-conductive region 24 may be disposed on substrate 26.

Data is written into, read from, or held/refreshed in a state in a selected memory cell 12 by applying suitable control signals to a selected word line(s) 28, a selected source line(s) 30 and/or a selected bit line(s) 32. For example, the gate 16 of a transistor 14 of an embodiment is coupled to a word line 28, the source region 20 is coupled to a source line 30, and the drain region 22 is coupled to a bit line 32. In response to the control signals, charge carriers are accumulated in or emitted and/or ejected from electrically floating body region 18 wherein the data states are defined by the amount of carriers within electrically floating body region 18, as described herein.

The hold circuitry 100 of an embodiment is configured to continually apply to the transistor 14, except during read operations and write operations, control signals that include a set of hold signals 110. FIG. 2 shows relative magnitudes and timing of hold signal 110 application to a floating-body transistor 14 during hold operations, under a first embodiment. The set of hold signals 110 continually hold a data state of the transistor 14 by inherently refreshing the data state written into the transistor 14 during a preceding write operation. The data state held/refreshed by the hold signals 110 includes a logic high data state and a logic low data state. The transistor 14 of an embodiment retains the data state as long as the hold signals 110 are applied.

The set of hold signals 110 of an embodiment include a first potential applied to the gate 16 via word line 28, and a second potential applied between the source region and the drain region. The first potential of an embodiment includes a voltage of approximately −0.7 volts applied to the gate 16 via word line 28. The second potential of an embodiment includes a voltage approximately in a range of 1.5 volts to 3.2 volts applied to source region 20 via the source line 30 while a voltage approximately equal to ground potential is applied to the drain region 22 via the bit line 32. The second potential of a more specific embodiment includes a voltage of approximately 2.3 volts applied to source region 20 via the source line 30 while a voltage approximately equal to ground potential is applied to the drain region 22 via the bit line 32. Application of the second potential between the source 20 and drain 22 regions is simultaneous or nearly simultaneous with application of the first potential to the gate 16.

When the body region 18 of the transistor 14 of an embodiment is in the logic high data state, for example, application of the set of hold signals 110 cause bipolar current to flow in the body region 18. This is because when the body region 18 of the transistor 14 of an embodiment is in the logic high data state, the second potential of the hold signals 110 is greater than a threshold above which bipolar current is generated in the body region 18. More specifically, the potential difference between the source (drain) voltage and the drain (source) voltage is greater than the threshold required to turn on the bipolar transistor. Therefore, source current of the transistor causes or produces impact ionization and/or the avalanche multiplication phenomenon among carriers in the electrically floating body region 18. The impact ionization produces, provides, and/or generates an excess of majority carriers in the electrically floating body region 18 of transistor 14 of memory cell 12 as described above. Thus, the second potential difference causes bipolar current to flow in the body region 18 resulting from the increase of majority carriers in the body region 18 due to impact ionization, as described herein. The bipolar current flow in the body region 18 maintains the logic high data state.

When the body region 18 of the transistor 14 of an embodiment is in the logic low data state, application of the set of hold signals 110 fails to cause bipolar current to flow in the body region. This is because when the body region 18 of the transistor 14 of an embodiment is in the logic low data state, the second potential is less than the threshold, and the flow of bipolar current is absent in the body region 18 when the second potential is below the threshold. More specifically, the potential difference between the source (drain) voltage and the drain (source) voltage is less than the threshold required to turn on transistor 14. Consequently, no impact ionization takes place among carriers in the body region 18 and no bipolar or source current is produced in the electrically floating body region 18. Thus, no excess of majority carriers are generated in the electrically floating body region 18 of transistor 14 of memory cell 12. The absence of excess majority carriers in the body region 18 maintains the logic low data state.

FIG. 1B is a memory cell 12 coupled to hold circuitry 100 that applies hold signals that inherently refresh logic high and logic low data states of the memory cell, under an alternative embodiment. The memory cell 12 includes a transistor 14 having gate 16, body region 18, which is configured to be electrically floating, source region 20 and drain region 22. The body region 18 is disposed between source region 20 and drain region 22. Moreover, body region 18 is disposed on or above region 24, which may be an insulation region (for example, in an SOI material/substrate) or non-conductive region (for example, in a bulk-type material/substrate). The insulation or non-conductive region 24 may be disposed on substrate 26.

Data is written into, read from, or held/refreshed in a state in a selected memory cell 12 by applying suitable control signals to a selected word line(s) 28, a selected source line(s) 30 and/or a selected bit line(s) 32. For example, the gate 16 of a transistor 14 of an embodiment is coupled to a word line 28, the drain region 20 is coupled to a bit line 32, and the source region 22 is coupled to a source line 30. In response to the control signals, charge carriers are accumulated in or emitted and/or ejected from electrically floating body region 18 wherein the data states are defined by the amount of carriers within electrically floating body region 18.

The hold circuitry 100 of an embodiment is configured to continually apply to the transistor 14, except during read operations and write operations, control signals that include a set of hold signals 110. The set of hold signals 110 continually hold a data state of the transistor 14 by inherently refreshing the data state written into the transistor 14 during a preceding write operation. The data state includes a logic high data state and a logic low data state. The transistor 14 of an embodiment retains the data state as long as the hold signals 110 are applied.

The set of hold signals 110 of an embodiment include a first potential applied to the gate 16 via word line 28, and a second potential applied between the source region and the drain region. The first potential of an embodiment includes a voltage of approximately −0.7 volts applied to the gate 16 via word line 28. The second potential of an embodiment includes a voltage approximately in a range of 1.5 volts to 3.2 volts applied to drain region 20 via the bit line 32 while a voltage approximately equal to ground potential is applied to the source region 22 via the source line 30. The second potential of a more specific embodiment includes a voltage of approximately 2.3 volts applied to drain region 20 via the bit line 32 while a voltage approximately equal to ground potential is applied to the source region 22 via the source line 30. Application of the second potential between the source 22 and drain 20 regions is simultaneous or nearly simultaneous with application of the first potential to the gate 16.

FIG. 2 shows relative magnitudes and timing of hold signal application to a floating-body transistor 14 during hold operations, under a first embodiment. The timing and magnitude of these signals are shown as examples only and are not intended to limit the embodiments described herein to the timing and magnitude shown in this figure. The hold signals are applied to the transistor 14 of memory cell 12 during periods outside of write operations and read operations, but the embodiment is not so limited. The refresh of data state inherent in the hold operations of an embodiment generally saves time and has relatively lower power consumption when compared to conventional refresh operations. The faster speed and lower power consumption result from the fact that the voltages applied to the source and gate of the transistor during hold operations or cycles of an embodiment inherently refresh all transistor data states, thereby eliminating the need for read and write operations of conventional refresh operations. Thus power consumption is reduced because read and write operations associated with refreshing the memory cells are eliminated as are the clock cycles dedicated to refreshing memory cells.

Higher memory availability also results from the hold operation of an embodiment because refreshing of data states inherent in the hold operation eliminates the requirement for clock cycles dedicated to refresh operations. Furthermore, sense amps are not required for refresh operations.

The voltage levels described herein to implement the hold operations are merely examples of control signals. Indeed, the indicated voltage levels may be relative or absolute. Alternatively, the voltages indicated may be relative in that each voltage level, for example, may be increased or decreased by a given voltage amount (for example, each of the gate, source, and drain voltage may be increased or decreased by 0.5, 1.0 and 2.0 volts) whether one or more of the voltages (for example, the source, drain or gate voltages) become or are positive and negative.

FIG. 3 is a flow diagram 300 for a method for continually holding a data state of a memory cell, the memory cell consisting essentially of a transistor configured to include a floating body, under an embodiment. Holding operations include continually applying, except during read operations and write operations, a first potential 302 to a gate of the transistor. The hold operations include continually applying a second potential 304 across a source region and a drain region of the transistor except during read operations and write operations. The first potential and the second potential continually hold a data state previously written to the memory cell by inherently refreshing both logic high data states and logic low data states.

As described above, the memory cell of an embodiment consists essentially of a transistor configured to include a floating body. The method of an embodiment comprises continually applying a set of hold signals to the memory cell except during read operations and write operations. The set of hold signals of an embodiment hold a data state of the memory cell by inherently refreshing the data state. The data state of an embodiment includes a logic high data state and a logic low data state. The hold signals of an embodiment cause the transistor to retain the data state as long as the hold signals are applied.

Applying the set of hold signals comprises applying a first potential to a gate of the transistor and applying a second potential between a source region and a drain region of the transistor. Application of the second potential between the source and drain regions is simultaneous or nearly simultaneous with application of the first potential to the transistor gate.

The first potential of an embodiment includes a voltage of approximately −0.7 volts, and the second potential of an embodiment includes a voltage approximately in a range of 2.2 volts to 2.6 volts. The second potential of a more specific embodiment includes a voltage of approximately 2.3 volts.

The body region of the transistor of an embodiment functions as an inherent bipolar transistor. Consequently, when the floating body of the transistor of an embodiment is in the logic high data state, the second potential of the hold signals is greater than a threshold above which bipolar current is generated in the floating body and the second potential difference causes bipolar current to flow in the floating body resulting from the increase of majority carriers in the floating body due to impact ionization. This bipolar current serves to keep the logic high data state refreshed.

Similarly, when the floating body of the transistor of an embodiment is in the logic low data state, the second potential of the hold signals is less than the threshold, wherein the flow of bipolar current is absent in the floating body. The absence of bipolar current functions to keep the logic low data state refreshed.

The memory cell 12 of an embodiment generally operates by accumulating in or emitting/ejecting majority carriers (electrons or holes) from body region 18. In this regard, write operations or techniques may accumulate majority carriers (e.g., “holes”) in body region 18 of memory cell transistors by, for example, impact ionization near drain region 20 and/or source region 22, as described in detail herein. During read operations, the majority carriers may be emitted or ejected from body region 18 by, for example, forward biasing the source/body junction and/or the drain/body junction as described in detail herein.

Writing data into a selected memory cell 12 of an embodiment includes applying suitable control signals to a selected word line(s) 28, a selected source line(s) 30 and/or a selected bit line(s) 32, as described herein. As a result of the body region 18 being electrically insulated from the underlying substrate 26 by an insulating layer 24, the control signals result in data being written to the transistor in the form of charge stored in the body region 18. The stored charge may be referred to as “body charge” but is not so limited.

The configuration of the memory cell 12 described herein, which comprises essentially one transistor, is in contrast to body-contacted dynamic random access memory (BCDRAM) cells that include multiple transistors per cell. For example, each BCDRAM cell includes, in addition to a storage transistor, one or more access transistors contacted to a contact of the body region of the storage transistor. The numerous transistors included in the configuration of a BCDRAM cell (an example of which is provided in U.S. Pat. No. 6,111,778) thus makes write and/or read operations different from those described herein for use in the operation of memory cell 12.

Data is read from a memory cell 12 of an embodiment by generally applying suitable control signals to a selected word line(s) 28, a selected source line(s) 30 and/or a selected bit line(s) 32 that cause the body-to-source junction (PN junction) to become forward biased or not depending on data state. This condition precipitates an inherent bipolar current. The total charge of the bipolar current has a magnitude proportional to the charge accumulated on the body region 18 of the transistor multiplied by the current gain (beta value) of the inherent bipolar transistor. The inherent bipolar current is a distorted pulse waveform of relatively short duration. In this manner the effective value of capacitance, in terms of the magnitude of discharge current sensed at a bit line (FIG. 1A-1B, element 32), is enhanced by this parasitic bipolar effect.

Read and write operations are used to program and read the transistor as described herein. FIGS. 4A and 4B show operation of transistor 14 when writing or programming a logic “1”, under an embodiment. The transistor 14 of this embodiment is an N-channel or nMOS FET, but is not so limited; transistor 14 may be a P-channel or pMOS FET in an alternative embodiment. The N-channel device includes source 20 and drain 22 regions comprising N+-type material while the body region 18 comprises a P-type material.

As a general example for use with floating-body transistors, a logic “1” programming operation of an embodiment includes a two stage control signal application during which the gate voltage is changed from a first voltage level to a second voltage level. In operation, when writing or programming logic “1”, in one embodiment, control signals having predetermined voltages (e.g., Vg=0.5 v, Vs=0 v, and Vd=2.5 v) are initially applied during stage one to gate 16, source region 20 and drain region 22 (respectively) of transistor 14 of memory cell 12 (FIG. 4A). The stage one control signals may result in an accumulation of majority carriers (not shown) in the electrically floating body 18. As a result of the polarity (e.g., positive) of the control signal applied to the gate with the stage one control signals, any majority carriers that happen to be present in the body region 18 accumulate in the first portion 18-1 of the body 18. The majority carriers may accumulate in an area of the first portion 18-1 under the gate, but are not so limited.

Furthermore, even if an inversion channel were to form in the first portion 18-1 of the body region as a result of the gate voltage, the inversion channel would not form in the second 18-2 and third 18-3 portions of the body region because these regions 18-2/18-3 are not under the gate. Therefore, any inversion channel formed under the embodiments described herein would be “disconnected” from or discontinuous with the source 20 and drain 22 regions.

The stage one control signals also generate or provide a source current in electrically floating body region 18 of transistor 14. More specifically, the potential difference between the source voltage and the drain voltage (e.g., 2.5 volts) is greater than the threshold required to turn on the bipolar transistor. Therefore, source current of the transistor causes or produces impact ionization and/or the avalanche multiplication phenomenon among carriers in the electrically floating body region 18. The impact ionization produces, provides, and/or generates an excess of majority carriers 806 (FIG. 4B) in the electrically floating body region 18 of transistor 14 of memory cell 12 as described above.

Notably, it is preferred that the source current responsible for impact ionization and/or avalanche multiplication in electrically floating body region 18 is initiated or induced by the control signal applied to gate 16 of transistor 14 along with the potential difference between the source 20 and drain 22 regions. Such a control signal may induce channel impact ionization which raises or increases the potential of body region 18 and “turns on”, produces, causes and/or induces a source current in transistor 14. One advantage of the proposed writing/programming technique is that a large amount of the excess majority carriers 806 may be generated and stored in electrically floating body region 18 of transistor 14.

The stage two control signals are subsequently applied to the transistor when writing or programming logic “1” as described above. The stage two control signals are control signals having predetermined voltages (for example, Vg=−1.0 v, Vs=0 v, and Vd=2.5 v) applied to gate 16, source region 20 and drain region 22 (respectively) of transistor 14 of memory cell 12 (FIG. 4B) subsequent to stage one. As a result of the polarity (e.g., negative) of the control signal applied to the gate with the stage two control signals, the majority carriers 806 of the body region 18 accumulate near the surface of the first portion 18-1 of the body region (FIG. 4B). The polarity of the gate signal (e.g., negative) combined with the floating body causes the majority carriers 806 to become trapped or “stored” near the surface of the first portion 18-1 of the body region. In this manner the body region 18 of the transistor “stores” charge (e.g., equivalently, functions like a capacitor). Thus, in this embodiment, the predetermined voltages of the stage one and stage two control signals program or write logic “1” in memory cell 12 via impact ionization and/or avalanche multiplication in electrically floating body region 18. The

FIGS. 5A and 5B show operation of transistor 14 when writing or programming logic “0”, under an embodiment. As a general example for use with floating-body transistors, a logic “0” programming operation of an embodiment includes a two stage control signal application during which the gate voltage is changed from a first voltage level to a second voltage level. In operation, when writing or programming logic “0”, in one embodiment, control signals having predetermined voltages (for example, Vg=0.5 v, Vs=0.5 v, and Vd=2.5 v) are initially applied during stage one to gate 16, source region 20 and drain region 22 (respectively) of transistor 14 of memory cell 12 (FIG. 5A). The stage one control signals may result in an accumulation of minority carriers (not shown) in the electrically floating body 18. More specifically, as a result of the polarity (e.g., positive) of the control signal applied to the gate with the stage one control signals, any accumulation of minority carriers occurs under the gate 16 in the first portion 18-1 of the body region, in an area that is close to the interface between gate dielectric 32 and electrically floating body 18 as described above. Any minority carriers that accumulate are in the first portion 18-1 of the body region as a result of the gate voltage, and thus do not accumulate in the second 18-2 and third 18-3 portions of the body region. Therefore, the accumulated charge of the body region 18 is discontinuous with the source 20 and drain 22 regions.

The potential difference between the source voltage and the drain voltage (e.g., 2.0 volts) of the stage one control signals, however, is less than the threshold required to turn on transistor 14. Consequently, no impact ionization takes place among carriers in the body region 18 and no bipolar or source current is produced in the electrically floating body region 18. Thus, no excess of majority carriers are generated in the electrically floating body region 18 of transistor 14 of memory cell 12.

The stage two control signals are subsequently applied to the transistor 14 when writing or programming logic “0” as described above. The stage two control signals are control signals having predetermined voltages (for example, Vg=−1.0 v, Vs=0.5 v, and Vd=2.5 v) applied to gate 16, source region 20 and drain region 22 (respectively) of transistor 14 of memory cell 12 (FIG. 5B) subsequent to stage one. The polarity (e.g., negative) of the gate signal may result in any minority carriers that accumulate being removed from electrically floating body region 18 of transistor 14 via one or more of the source region 20 and the drain region 22. Furthermore, the polarity of the gate signal (e.g., negative) causes any minority carriers remaining in the body region 18 to be trapped or “stored” near the surface of the first portion of the body region 18. The result is an absence of excess majority carriers in the body region 18 so that, in this manner, the predetermined voltages of the stage one and stage two control signals program or write logic “0” in memory cell 12.

A logic “0” programming operation of an alternative embodiment includes a two stage control signal application during which the gate voltage is changed from a first voltage level to a second voltage level. In operation, when writing or programming logic “0”, in this alternative embodiment, control signals having predetermined voltages (for example, Vg=0 v, Vs=0 v, and Vd=0 v) are initially applied during stage one to gate 16, source region 20 and drain region 22 (respectively) of transistor 14 of memory cell 12.

The voltage levels described here as control signals to implement the write operations are provided merely as examples, and the embodiments described herein are not limited to these voltage levels. The control signals increase the potential of electrically floating body region 18 which “turns on”, produces, causes and/or induces a source current in the transistor of the memory cell. In the context of a write operation, the source current generates majority carriers in the electrically floating body region which are then stored. In the context of a read operation, the data state may be determined primarily by, sensed substantially using and/or based substantially on the source current that is responsive to the read control signals, as described above, and significantly less by the interface channel current component, which is less significant and/or negligible relative to the bipolar component.

Accordingly, the voltage levels to implement the write operations are merely examples of control signals. Indeed, the indicated voltage levels may be relative or absolute. Alternatively, the voltages indicated may be relative in that each voltage level, for example, may be increased or decreased by a given voltage amount (for example, each of the gate, source, and drain voltage may be increased or decreased by 0.5, 1.0 and 2.0 volts) whether one or more of the voltages (for example, the source, drain or gate voltages) become or are positive and negative.

With reference to FIG. 6, and as a general example for use with floating-body transistors of an embodiment, the data state of memory cell 12 may be read and/or determined by applying control signals having predetermined voltages to gate 16 and source region 20 and drain region 22 of transistor 14 (for example, Vg=−0.5 v, Vs=2.5 v and Vd=0 v, respectively). Such control signals, in combination, induce and/or cause a source current in memory cells 12 that are programmed to logic “1” as described above. As such, sensing circuitry (for example, a cross-coupled sense amplifier), which is coupled to transistor 14 (for example, drain region 22) of memory cell 12, senses the data state using primarily and/or based substantially on the source current. Notably, for those memory cells 12 that are programmed to logic “0”, such control signals induce, cause and/or produce little to no source current (for example, a considerable, substantial or sufficiently measurable source current).

Thus, in response to read control signals, electrically floating body transistor 14 generates a source current which is representative of the data state of memory cell 12. Where the data state is logic high or logic “1”, electrically floating body transistor 14 provides a substantially greater source current than where the data state is logic low or logic “0”. Electrically floating body transistor 14 may provide little to no source current when the data state is logic low or logic “0”. As discussed in more detail below, data sensing circuitry determines the data state of the memory cell based substantially on the source current induced, caused and/or produced in response to the read control signals.

The voltage levels described here as control signals to implement the read operations are provided merely as examples, and the embodiments described herein are not limited to these voltage levels. The indicated voltage levels may be relative or absolute. Alternatively, the voltages indicated may be relative in that each voltage level, for example, may be increased or decreased by a given voltage amount (for example, each voltage may be increased or decreased by 0.5, 1.0 and 2.0 volts) whether one or more of the voltages (for example, the source, drain or gate voltages) become or are positive and negative.

FIG. 7A shows electrically floating body transistor 14 schematically illustrated as including a MOS capacitor “component” and an intrinsic bipolar transistor “component”, under an embodiment. In one aspect, the present inventions employ the intrinsic bipolar transistor “component” to program/write as well as read memory cell 12. In this regard, the intrinsic bipolar transistor generates and/or produces a source or bipolar transistor current which is employed to program/write the data state in memory cell 12 and read the data state of memory cell 12. Notably, in this example embodiment, electrically floating body transistor 14 is an N-channel device. As such, majority carriers 34 are “holes”.

The bipolar transistor 14 of an embodiment has a floating body, meaning the potential is not fixed or “floating”. The potential for example depends on the charge at the gate. A conventional bipolar transistor requires each of base current, emitter current, and collector current for proper operation. Any base of the transistor 14 in this embodiment, however, is floating and not fixed because there is no base contact as found in conventional bipolar FETs; the current in this transistor is therefore referred to herein as a “source” current produced by impact ionization in the body region as described below.

FIG. 7B is an example characteristic curve of electrically floating body transistor 14, under an embodiment. The characteristic curve shows a significant increase in source current (e.g., “log I”) at and above a specific threshold value of the potential difference between applied source voltage and applied drain voltage (“source-drain potential difference”). The reason for this is that a voltage differential at or above a certain threshold generates a high electric field in the body region. The high electric field results in impact ionization in the first portion 18-1 of the body region 18, a process during which electrons or particles with enough energy generate majority carriers i.e. holes. The impact ionization drives majority carriers to the body region, which increases the body potential, while any minority carriers flow to the drain (or source) region. The increased body potential results in an increase in source current in the body region; thus, the excess majority carriers of the body region generate source current of transistor 14 of an embodiment.

FIG. 8 is a flow diagram for forming transistor 14, under an embodiment. Transistor 14 is formed, generally, by forming 1002 a semiconductor on an insulator. An insulating layer and a gate is formed 1004 over a first portion of the semiconductor. Spacers are formed 1006 over a second portion and a third portion of the semiconductor, and the spacers adjoin the insulating layer. The first portion, second portion, and third portion of the semiconductor collectively form the floating body region. Formation of transistor 14 continues by forming 1008 a source region through implantation of an impurity into a fourth portion of the semiconductor after forming the spacers. The fourth portion of the semiconductor is adjacent the second portion. A drain region is also formed 1008 by implanting the impurity into a fifth portion of the semiconductor after forming the spacers. The fifth portion of the semiconductor is adjacent the third portion.

As mentioned above, the embodiments described herein may be implemented in an IC device (for example, a discrete memory device or a device having embedded memory) including a memory array having a plurality of memory cells arranged in a plurality of rows and columns wherein each memory cell includes an electrically floating body transistor. The memory arrays may comprise N-channel, P-channel and/or both types of transistors. Indeed, circuitry that is peripheral to the memory array (for example, data sense circuitry (for example, sense amplifiers or comparators), memory cell selection and control circuitry (for example, word line and/or source line drivers), as well as row and column address decoders) may include P-channel and/or N-channel type transistors.

For example, with reference to FIGS. 9A and 9B, the integrated circuit device may include array 10, having a plurality of memory cells 12, data write and sense circuitry 36, and memory cell selection and control circuitry 38. The data write and sense circuitry 36 reads data from and writes data to selected memory cells 12. In one embodiment, data write and sense circuitry 36 includes one or more data sense amplifiers. Each data sense amplifier receives at least one bit line 32 and an output of reference generator circuitry (for example, a current or voltage reference signal). In one embodiment, the data sense amplifier may be a cross-coupled type sense amplifier as described and illustrated in the Non-Provisional U.S. patent application Ser. No. 11/299,590 (U.S. Patent Application Publication US 2006/0126374), filed by Waller and Carman, on Dec. 12, 2005, and entitled “Sense Amplifier Circuitry and Architecture to Write Data into and/or Read Data from Memory Cells”, the application being incorporated herein by reference in its entirety) to sense the data state stored in memory cell 12 and/or write-back data into memory cell 12.

The data sense amplifier may employ voltage and/or current sensing circuitry and/or techniques. In the context of current sensing, a current sense amplifier may compare the current from the selected memory cell to a reference current, for example, the current of one or more reference cells. From that comparison, it may be determined whether memory cell 12 contained logic high (relatively more majority carries 34 contained within body region 18) or logic low data state (relatively less majority carries 28 contained within body region 18). Notably, the present inventions may employ any type or form of data write and sense circuitry 36 (including one or more sense amplifiers, using voltage or current sensing techniques, to sense the data state stored in memory cell 12) to read the data stored in memory cells 12, write data in memory cells 12 and/or hold/refresh the data stored in memory cells 12.

The integrated circuit device can include hold circuitry 100 as described above with reference to FIGS. 1-3. However, in alternative embodiments, functions of the data write and sense circuitry 36 can include functions of the hold circuitry described above, wherein the data write and sense circuitry 36 of an embodiment applies hold signals to the memory cell transistors as described above.

Memory cell selection and control circuitry 38 selects and/or enables one or more predetermined memory cells 12 to facilitate reading data from, writing data to and/or holding/refreshing data in the memory cells 12 by applying a control signal on one or more word lines 28. The memory cell selection and control circuitry 38 may generate such control signals using address data, for example, row address data. Indeed, memory cell selection and control circuitry 38 may include a conventional word line decoder and/or driver. There are many different control/selection techniques (and circuitry) to implement the memory cell selection technique. Such techniques, and circuitry, are well known to those skilled in the art. All such control/selection techniques, and circuitry, whether now known or later developed, are intended to fall within the scope of the present embodiments.

In alternative embodiments, functions of the memory cell selection and control circuitry 38 can include functions of the hold circuitry described above, wherein the memory cell selection and control circuitry 38 of an embodiment applies hold signals to the memory cell transistors as described above.

The present inventions may be implemented in any architecture, layout, and/or configuration comprising memory cells having electrically floating body transistors. For example, in one embodiment, memory array 10 including a plurality of memory cells 12 having a separate source line for each row of memory cells (a row of memory cells includes a common word line connected to the gates of each memory cell of the row). The memory array 10 may employ one or more of the example programming, reading, and/or holding/refreshing techniques described above.

In one embodiment, the present inventions are implemented in conjunction with a two step write operation whereby all the memory cells of a given row are written to a predetermined data state by first executing a “clear” operation, whereby all of the memory cells of the given row are written or programmed to logic “0”, and thereafter selective memory cells of the row are selectively write operation to the predetermined data state (here logic “1”). The present inventions may also be implemented in conjunction with a one step write operation whereby selective memory cells of the selected row are selectively written or programmed to either logic “1” or logic “0” without first implementing a “clear” operation.

With reference to FIGS. 10 and 11, memory cells 12 may be programmed using the two step operation wherein a given row of memory cells are written to a first predetermined data state by first executing a “clear” operation (which, in this example embodiment, all of the memory cells of the given row are written or programmed to logic “0”) and thereafter selected memory cells are written to a second predetermined data state (i.e., a selective write operation to the second predetermined data state). The “clear” operation may be performed by writing or programming each memory cell of the given row to a first predetermined data state (in this example embodiment the first predetermined data state is logic “0”) using the inventive technique described above.

In particular, transistor of each memory cell 12 of a given row (for example, memory cells 12a-12d) is controlled to store a logic “0”. In this regard, stage one and stage two control signals to implement a clear operation as described above are applied to the gate, the source region and the drain region of the transistor of memory cells 12a-12d. In response, the same logic state (for example, logic low or logic “0”) is stored in memory cells 12a-12d and the state of memory cells 12a-12d are “cleared”.

Thereafter, selected memory cells of the given row may be programmed to the second predetermined logic state. In this regard, the transistors of certain memory cells of a given row are written to the second predetermined logic state in order to store the second predetermined logic state in memory cells. For example, with reference to FIG. 11, memory cells 12b and 12c are programmed to logic high or logic “1” by applying (i) 0.5 v to the gate (via word line 28_i), (ii) 0 v to the source region (via source line 30_i), and (iii) 2.5 v to the drain region (via bit line 32_j+1and 32_j+2), followed by application of −1.0 v to the gate (via word line 28_i). In particular, such control signals generate or provide an excess of majority carriers in the electrically floating body region of the transistor of memory cells 12b and 12c which corresponds to logic high or logic “1”.

As mentioned above, it is preferred that the source current responsible for impact ionization and/or avalanche multiplication in the floating body is initiated or induced by the control signal (control pulse) applied to the gate of the transistor. Such a signal/pulse may induce the channel impact ionization which raises or increases the potential of the electrically floating body region of the transistor of memory cells 12b and 12c and “turns-on” and/or produces a source current in transistor 14. One advantage of the proposed method is that a large amount of the excess majority carriers may be generated and stored in the electrically floating body region of the transistor of memory cells 12b and 12c.

A holding operation or condition may be used for the other memory cells in memory cell array 10 to minimize and/or reduce the impact of the write operation for memory cells 12a-12d connected to word line 28_i. In one embodiment, a holding signal or voltage is applied to the transistors of other memory cells of memory cell array 10 (for example, each memory cell connected to word lines 28_i+1, 28_i+2, 28_i+3, and 28_i+4). The holding voltages, as described above, are applied to each transistor of the memory cells connected to word lines 28_i+1, 28_i+2, 28_i+3, and 28_i+4. In this way, the impact of the write operation of memory cells 12a-12d (which are connected to word line 28_i) on the other memory cells of memory cell array 10 is minimized and/or reduced.

A selected row of memory cells may be read by applying read control signals to the associated word line 28 and associated source lines 30 and sensing a signal (voltage and/or current) on associated bit lines 32. In one example embodiment, with reference to FIG. 12, memory cells 12a-12d are read by applying (i) 0 v to the gate (via word line 28_i), (ii) 0 v to the source region (via source line 30) and (iii) a voltage approximately in a range of one (1) volt to 2.2 volts to the drain region (via bit line 32_i+1and 32_i+2). The data write and sense circuitry 36 reads the data state of the memory cells 12a-12d by sensing the response to the applied read control signals. In response to the read control signals, memory cells 12a-12d generate a source current spike or pulse which is representative of the data state of memory cells 12a-12d, as described above. In this example, memory cells 12b and 12c (which were earlier programmed to logic “1”), in response to the read control signals, generate a source current spike which is considerably larger than any channel current. In contrast, in memory cells 12a and 12d (which were earlier programmed to logic “0”), the control signals induce, cause and/or produce little to no source current (for example, a considerable, substantial or sufficiently measurable source current). The sense circuitry 36 senses the data state using primarily and/or based substantially on the source current.

Thus, in response to read control signals, the electrically floating body transistor of each memory cell 12a-12d generates a source current spike which is representative of the data state stored therein. The data sensing circuitry in data write and sense circuitry 36 determines the data state of memory cells 12a-12d based substantially on the source current induced, caused and/or produced in response to the read control signals. Notably, as mentioned above, a read operation may be performed by applying other control signaling techniques.

Again, it may be advantageous to employ a holding operation or condition for the other memory cells in memory cell array 10 to minimize and/or reduce the impact of the read operation of memory cells 12a-12d. With continued reference to FIG. 12, in one embodiment, holding signals or voltages are applied to the transistors of other memory cells of memory cell array 10 (for example, each memory cell connected to word lines 28_i+1, 28_i+2, 28_i+3, and 28_i+4). The holding voltages, as described above, are applied to each transistor of the memory cells connected to word lines 28_i+1, 28_i+2, 28_i+3, and 28_i+4. In this way, the impact of the read operation of memory cells 12a-12d (which are connected to word line 28_i) on the other memory cells of memory cell array 10 is minimized and/or reduced.

The programming, reading, and holding/refreshing techniques described herein may be used in conjunction with a plurality of memory cells arranged in an array of memory cells. A memory array implementing the structure and techniques of the present inventions may be controlled and configured including a plurality of memory cells having a separate source line for each row of memory cells (a row of memory cells includes a common word line). The memory array may use any of the example programming, reading, and/or holding/refreshing techniques described herein. The memory arrays may comprise N-channel, P-channel and/or both types of transistors. Circuitry that is peripheral to the memory array (for example, sense amplifiers or comparators, row and column address decoders, as well as line drivers (not illustrated herein)) may include P-channel and/or N-channel type transistors. Where P-channel type transistors are employed as memory cells in the memory array(s), suitable write and read voltages (for example, negative voltages) are well known to those skilled in the art in light of this disclosure.

The present inventions may be implemented in any electrically floating body memory cell and memory cell array. For example, in certain aspects, the present inventions are directed to a memory array, having a plurality of memory cells each including an electrically floating body transistor, and/or technique of programming data into and/or reading data from one or more memory cells of such a memory cell array. In this aspect of the inventions, the data states of adjacent memory cells and/or memory cells that share a word line may or may not be individually programmed.

With reference to FIGS. 9A and 9B, memory array 10 may comprise a plurality of memory cells 12 of N-channel type, P-channel type and/or both types of electrically floating body transistors. The memory array 10 includes a plurality of rows and columns (for example, in a matrix form) of memory cells 12.

The circuitry which is peripheral to memory array 10 (for example, data write and sense circuitry 36 (such as, for example, sense amplifiers or comparators), memory cell selection and control circuitry 38 (such as, for example, address decoders and word line drivers)) may include P-channel type and/or N-channel type transistors. Where N-channel type transistors or P-channel type transistors are employed as memory cells 12 in memory array(s) 10, suitable write voltages are known to those skilled in the art.

As mentioned above, memory cells 12 (having electrically floating body transistor 14) and memory cell array 10 of the present inventions may be implemented in an integrated circuit device having a memory portion and a logic portion (see, for example, FIG. 9A), or an integrated circuit device that is primarily a memory device (see, for example, FIG. 9B). Indeed, the present inventions may be implemented in any device having one or more memory cells 12 (having electrically floating body transistors) and/or memory cell arrays 10. For example, with reference to FIG. 9A, an integrated circuit device may include array 10, having a plurality of memory cells 12 (having electrically floating body transistors), data write and sense circuitry, and memory cell selection and control circuitry (not illustrated in detail). The data write and sense circuitry writes data into and senses the data state of one or more memory cells. The memory cell selection and control circuitry selects and/or enables one or more predetermined memory cells 12 to be read by data sense circuitry during a read operation.

For example, the electrically floating body transistor, when programmed (written to), read, held/refreshed, and/or controlled using the techniques of the present inventions, may be employed in any electrically floating body memory cell, and/or memory cell array architecture, layout, structure and/or configuration employing such electrically floating body memory cells. In this regard, an electrically floating body transistor, which state is held using the techniques of the present inventions, may be implemented in the memory cell, architecture, layout, structure and/or configuration described and illustrated in the following non-provisional U.S. patent applications:

(1) Application Ser. No. 10/450,238, which was filed by Fazan et al. on Jun. 10, 2003 and entitled “Semiconductor Device” (now U.S. Pat. No. 6,969,662);
(2) Application Ser. No. 10/487,157, which was filed by Fazan et al. on Feb. 18, 2004 and entitled “Semiconductor Device” (U.S. Patent Application Publication No. 2004/0238890);
(3) Application Ser. No. 10/829,877, which was filed by Ferrant et al. on Apr. 22, 2004 and entitled “Semiconductor Memory Cell, Array, Architecture and Device, and Method of Operating Same” (U.S. Patent Application Publication No. 2005/0013163);
(4) Application Ser. No. 10/840,009, which was filed by Ferrant et al. on May 6, 2004 and entitled “Semiconductor Memory Device and Method of Operating Same” (U.S. Patent Application Publication No. 2004/0228168); and
(5) Application Ser. No. 10/941,692, which was filed by Fazan et al. on Sep. 15, 2004 and entitled “Low Power Programming Technique for a One Transistor SOI Memory Device & Asymmetrical Electrically Floating Body Memory Device, and Method of Manufacturing Same” (U.S. Patent Application Publication No. 2005/0063224).

Notably, the memory cells may be controlled (for example, programmed, read, held/refreshed) using any of the control circuitry described and illustrated in the above-referenced five (5) U.S. patent applications. For the sake of brevity, those discussions will not be repeated; such control circuitry is incorporated herein by reference. Indeed, all memory cell selection and control circuitry for programming, reading, holding/refreshing, controlling and/or operating memory cells including electrically floating body transistors, whether now known or later developed, are intended to fall within the scope of the present inventions.

Moreover, the data write and data sense circuitry may include a sense amplifier (not illustrated in detail herein) to read the data stored in memory cells 12. The sense amplifier may sense the data state stored in memory cell 12 using voltage or current sensing circuitry and/or techniques. In the context of a current sense amplifier, the current sense amplifier may compare the cell current to a reference current, for example, the current of a reference cell (not illustrated). From that comparison, it may be determined whether memory cell 12 contained logic high (relatively more majority carriers 34 contained within body region 18) or logic low data state (relatively less majority carriers 34 contained within body region 18). Such circuitry and configurations thereof are well known in the art.

In addition, the present inventions may employ the reference generation techniques (used in conjunction with the data sense circuitry for the read operation) described and illustrated in U.S. Provisional Patent Application Ser. No. 60/718,417, which was filed by Bauser on Sep. 19, 2005, and entitled “Method and Circuitry to Generate a Reference Current for Reading a Memory Cell Having an Electrically Floating Body Transistor, and Device Implementing Same”. The entire contents of the U.S. Provisional Patent Application Ser. No. 60/718,417 are incorporated herein by reference. Further, the present inventions may also employ the read circuitry and techniques described and illustrated in U.S. patent application Ser. No. 10/840,902, which was filed by Portmann et al. on May 7, 2004, and entitled “Reference Current Generator, and Method of Programming, Adjusting and/or Operating Same” (now U.S. Pat. No. 6,912,150). The contents of U.S. Provisional Patent Application Ser. No. 60/718,417 and U.S. Pat. No. 6,912,150 are hereby incorporated by reference herein.

It should be further noted that while each memory cell 12 in the example embodiments (described above) includes one transistor 14, memory cell 12 may include two transistors, as described and illustrated in application Ser. No. 10/829,877, which was filed by Ferrant et al. on Apr. 22, 2004 and entitled “Semiconductor Memory Cell, Array, Architecture and Device, and Method of Operating Same” (U.S. Patent Application Publication No. 2005/0013163). The contents of U.S. Patent Application Publication No. 2005/0013163 are hereby incorporated by reference herein

The electrically floating memory cells, transistors and/or memory array(s) may be fabricated using well known techniques and/or materials. Indeed, any fabrication technique and/or material, whether now known or later developed, may be employed to fabricate the electrically floating memory cells, transistors and/or memory array(s). For example, the present inventions may employ silicon, germanium, silicon/germanium, gallium arsenide or any other semiconductor material (whether bulk-type or SOI) in which transistors may be formed. As such, the electrically floating memory cells may be disposed on or in (collectively “on”) SOI-type substrate or a bulk-type substrate.

Indeed, the electrically floating transistors, memory cells, and/or memory array(s) may employ the techniques described and illustrated in non-provisional patent application entitled “Integrated Circuit Device, and Method of Fabricating Same”, which was filed on Jul. 2, 2004, by Fazan, Ser. No. 10/884,481 (U.S. Patent Application Publication No. 2005/0017240), provisional patent application entitled “One Transistor Memory Cell having Mechanically Strained Electrically Floating Body Region, and Method of Operating Same”, which was filed on Oct. 19, 2005, Ser. No. 60/728,060, by Bassin, and/or provisional patent application entitled “Memory Cell, Array and Device, and Method of Operating Same”, which was filed on Oct. 19, 2005, Ser. No. 60/728,061, by Okhonin et al. (hereinafter collectively “Integrated Circuit Device Patent Applications”). The contents of the Integrated Circuit Device Patent Applications are hereby incorporated by reference herein.

Memory array 10 (including SOI memory transistors) further may be integrated with SOI logic transistors, as described and illustrated in the Integrated Circuit Device Patent Applications. For example, in one embodiment, an integrated circuit device includes memory section (having, for example, partially depleted (PD) or fully depleted (FD) SOI memory transistors 14) and logic section (having, for example, high performance transistors, multiple gate transistors, and/or non-high performance transistors (for example, single gate transistors that do not possess the performance characteristics of high performance transistors).

Further, memory array(s) 10 may comprise N-channel, P-channel and/or both types of transistors, as well as partially depleted and/or fully depleted type transistors. For example, circuitry that is peripheral to the memory array (for example, sense amplifiers or comparators, row and column address decoders, as well as line drivers (not illustrated herein)) may include FD-type transistors (whether P-channel and/or N-channel type). Alternatively, such circuitry may include PD-type transistors (whether P-channel and/or N-channel type). There are many techniques to integrate both PD and/or FD-type transistors on the same substrate (see, for example, application Ser. No. 10/487,157, which was filed by Fazan et al. on Feb. 18, 2004 and entitled “Semiconductor Device” (U.S. Patent Application Publication No. 2004/0238890)). All such techniques, whether now known or later developed, are intended to fall within the scope of the present inventions. Where P-channel type transistors are employed as memory cells 12 in the memory array(s), suitable write and read voltages (for example, negative voltages) are well known to those skilled in the art in light of this disclosure.

Notably, electrically floating body transistor 14 may be a symmetrical or non-symmetrical device. Where transistor 14 is symmetrical, the source and drain regions are essentially interchangeable. However, where transistor 14 is a non-symmetrical device, the source or drain regions of transistor 14 have different electrical, physical, doping concentration and/or doping profile characteristics. As such, the source or drain regions of a non-symmetrical device are typically not interchangeable. This notwithstanding, the drain region of the electrically floating N-channel transistor of the memory cell (whether the source and drain regions are interchangeable or not) is that region of the transistor that is connected to the bit line/sense amplifier.

There are many inventions described and illustrated herein. While certain embodiments, features, attributes and advantages of the inventions have been described and illustrated, it should be understood that many others, as well as different and/or similar embodiments, features, attributes and advantages of the present inventions, are apparent from the description and illustrations. As such, the embodiments, features, attributes and advantages of the inventions described and illustrated herein are not exhaustive and it should be understood that such other, similar, as well as different, embodiments, features, attributes and advantages of the present inventions are within the scope of the present inventions.

As mentioned above, the illustrated/example voltage levels to implement the read and write operations are merely examples. The indicated voltage levels may be relative or absolute. Alternatively, the voltages indicated may be relative in that each voltage level, for example, may be increased or decreased by a given voltage amount (for example, each voltage may be increased or decreased by 0.1, 0.15, 0.25, 0.5, 1 volt) whether one or more of the voltages (for example, the source, drain or gate voltages) become or are positive and negative.

The illustrated/example voltage levels and timing to implement the write and read operations are merely examples. In this regard, in certain embodiments, the control signals increase the potential of electrically floating body region of the transistor of the memory cell which “turns on” or produces a source current in the transistor. In the context of a write or hold operation, the source current generates majority carriers in the electrically floating body region which are then stored. In the context of a read operation, the data state may be determined primarily by, sensed substantially using and/or based substantially on the source current that is responsive to the read control signals and significantly less by the interface channel current component, which is less significant and/or negligible relatively to the bipolar component.

Aspects of the present inventions described herein, and/or embodiments thereof, may include an integrated circuit (IC) device. The IC device of an embodiment comprises a memory cell including a transistor. The transistor of an embodiment includes a gate, a body region configured to be electrically floating, and a source region and a drain region adjacent the body region. The IC device of an embodiment comprises hold circuitry coupled to the memory cell. The hold circuitry of an embodiment is configured to continually apply a set of hold signals to the transistor except during read operations and write operations. The set of hold signals continually hold a data state of the transistor by inherently refreshing the data state. The data state includes a logic high data state and a logic low data state.

The transistor of an embodiment retains the data state as long as the hold signals are applied.

The source region, the body region, and the drain region of the transistor of an embodiment function as the emitter, the base, and the collector of an inherent bipolar transistor, respectively.

When the body region of the transistor of an embodiment is in the logic high data state, the set of hold signals cause bipolar current to flow in the body region. When the body region of the transistor of an embodiment is in the logic low data state, the set of hold signals fail to cause bipolar current to flow in the body region.

The set of hold signals of an embodiment include a first potential applied to the gate, and a second potential applied between the source region and the drain region. The first potential of an embodiment includes a voltage of approximately −0.7 volts. The second potential of an embodiment includes a voltage approximately in a range of 1.5 volts to 3.2 volts. The second potential of an embodiment includes a voltage of approximately 2.3 volts.

When the body region of the transistor of an embodiment is in the logic high data state, the second potential is greater than a threshold above which bipolar current is generated in the body region and the second potential difference causes bipolar current to flow in the body region resulting from the increase of majority carriers in the body region due to impact ionization. When the body region of the transistor of an embodiment is in the logic low data state, the second potential is less than the threshold, wherein the flow of bipolar current is absent in the body region.

The gate of the transistor of an embodiment is disposed over a first portion of the body region. The source region of the transistor of an embodiment adjoins a second portion of the body region that is adjacent the first portion and separates the source region from the first portion. The drain region of the transistor of an embodiment adjoins a third portion of the body region that is adjacent the first portion and separates the drain region from the first portion.

One or more of the source region and the drain region of the transistor of an embodiment include a doped region shaped so that a farthermost boundary of the doped region is separated from a portion of the body region underlying the gate.

The body region of the transistor of an embodiment includes a first type of semiconductor material and the source region and drain region include a second type of semiconductor material.

The source region of the transistor of an embodiment includes a lightly doped region.

The source region of the transistor of an embodiment includes a highly doped region.

The source region of the transistor of an embodiment includes a lightly doped region and a highly doped region.

The drain region of the transistor of an embodiment includes a lightly doped region.

The drain region of the transistor of an embodiment includes a highly doped region.

The drain region of the transistor of an embodiment includes a lightly doped region and a highly doped region.

Aspects of the present inventions described herein, and/or embodiments thereof, may include an integrated circuit (IC) device. The IC device of an embodiment comprises a memory cell consisting essentially of one transistor. The transistor of an embodiment includes a gate, a body region configured to be electrically floating, and a source region and a drain region adjacent the body region. The IC device of an embodiment comprises hold circuitry coupled to the memory cell. The hold circuitry of an embodiment applies hold voltages to the transistor except during read operations and write operations. The hold voltages of an embodiment inherently refresh both a logic high data state and a logic low data state and holding a data state of the transistor. The hold voltages of an embodiment include a first potential applied to the gate, a second potential applied to the source region, and a third potential applied to the drain region.

The transistor of an embodiment retains the data state as long as the hold voltages are applied.

The body region of the transistor of an embodiment functions as an inherent bipolar transistor.

When the body region of the transistor of an embodiment is in the logic high data state, the hold voltages cause bipolar current to flow in the body region

When the body region of the transistor of an embodiment is in the logic low data state, the hold voltages fail to cause bipolar current to flow in the body region.

The hold voltages of an embodiment include a first potential applied to the gate, and a second potential applied between the source region and the drain region. The first potential of an embodiment includes a voltage of approximately −0.7 volts. The second potential of an embodiment includes a voltage approximately in a range of 1.5 volts to 3.2 volts. The second potential of an embodiment includes a voltage of approximately 2.3 volts.

When the body region of the transistor of an embodiment is in the logic high data state, the second potential is greater than a threshold above which bipolar current is generated in the body region and the second potential difference causes bipolar current to flow in the body region as a result of impact ionization due to the presence of minority carriers in the body region. When the body region of the transistor of an embodiment is in the logic low data state, the second potential is less than the threshold, wherein the flow of bipolar current is absent in the body region.

Aspects of the present inventions described herein, and/or embodiments thereof, may include an integrated circuit (IC) device. The IC device of an embodiment comprises a memory cell including a transistor. The transistor of an embodiment includes a gate, a body region configured to be electrically floating, and a source region and a drain region adjacent the body region. The IC device of an embodiment comprises hold circuitry coupled to the memory cell. The hold circuitry of an embodiment applies a holding potential to the transistor except during read operations and write operations. The holding potential of an embodiment holds a data state of the transistor written during a preceding write operation causing the transistor to retain the data state as the holding potential is applied. The same holding potential of an embodiment inherently refreshes both a logic high data state and a logic low data state.

The transistor of an embodiment retains the data state as long as the holding potential is applied.

When the body region of the transistor of an embodiment is in the logic high data state, the holding potential causes bipolar current to flow in the body region.

When the body region of the transistor of an embodiment is in the logic low data state, the holding potential prevents bipolar current flow in the body region.

The holding potential of an embodiment includes a first potential applied to the gate, and a second potential applied between the source region and the drain region. The first potential of an embodiment includes a voltage of approximately −0.7 volts. The second potential of an embodiment includes a voltage approximately in a range of 2.2 volts to 2.6 volts.

Aspects of the present inventions described herein, and/or embodiments thereof, may include a method for continually holding a data state of a memory cell. The memory cell of an embodiment consists essentially of a transistor configured to include a floating body. The method of an embodiment comprises continually applying a set of hold signals to the memory cell except during read operations and write operations. The set of hold signals of an embodiment hold a data state of the memory cell by inherently refreshing the data state. The data state of an embodiment includes a logic high data state and a logic low data state.

The hold signals of an embodiment cause the transistor to retain the data state as long as the hold signals are applied.

The body region of the transistor of an embodiment functions as an inherent bipolar transistor.

When the floating body of the transistor of an embodiment is in the logic high data state, the set of hold signals cause bipolar current to flow in the floating body. When the floating body of the transistor of an embodiment is in the logic low data state, the set of hold signals fail to cause bipolar current to flow in the floating body.

Applying the set of hold signals of an embodiment comprises applying a first potential to a gate of the transistor and applying a second potential between a source region and a drain region of the transistor. The first potential of an embodiment includes a voltage of approximately −0.7 volts. The second potential of an embodiment includes a voltage approximately in a range of 2.2 volts to 2.6 volts. The second potential of an embodiment includes a voltage of approximately 2.3 volts.

When the floating body of the transistor of an embodiment is in the logic high data state, the second potential is greater than a threshold above which bipolar current is generated in the floating body and the second potential difference causes bipolar current to flow in the floating body resulting from the increase of majority carriers in the floating body due to impact ionization. When the floating body of the transistor of an embodiment is in the logic low data state, the second potential is less than the threshold, wherein the flow of bipolar current is absent in the floating body.

Aspects of the present inventions described herein, and/or embodiments thereof, may include a method for continually holding a data state of a memory cell. The memory cell of an embodiment consists essentially of a transistor configured to include a floating body. The method of an embodiment comprises continually applying a first potential to a gate of the memory cell except during read operations and write operations. The method of an embodiment comprises continually applying a second potential across a source region and a drain region of the memory cell except during read operations and write operations. The first potential and the second potential of an embodiment continually hold a data state previously written to the memory cell by inherently refreshing the data state, the data state including a logic high data state and a logic low data state.

When the floating body of a transistor of an embodiment is in the logic high data state, the first and second potential cause bipolar current to flow in the floating body When the floating body of the transistor of an embodiment is in the logic low data state, the first and second potential prevent bipolar current flow in the floating body.

The first potential of an embodiment includes a voltage of approximately −0.7 volts.

The second potential of an embodiment includes a voltage approximately in a range of 2.2 volts to 2.6 volts.

Aspects of the present inventions described herein, and/or embodiments thereof, may include a method for continually holding a data state of a memory cell. The memory cell of an embodiment consists essentially of a transistor configured to include a floating body. The method of an embodiment comprises continually applying a holding potential to the memory cell during all clock cycles except read cycles and write cycles. The holding potential of an embodiment continually holds a data state of the memory cell written during a preceding write operation causing the memory cell to retain the data state as long as the holding potential is applied. The same holding potential of an embodiment inherently refreshes both a logic high data state and a logic low data state.

Aspects of the present inventions described herein, and/or embodiments thereof, may include an integrated circuit (IC) device. The IC device of an embodiment comprises a memory cell consisting essentially of one transistor. The transistor of an embodiment includes a gate, an electrically floating body region, and a source region and a drain region adjacent the body region. The IC device of an embodiment comprises hold circuitry coupled to the memory cell. The hold circuitry of an embodiment continually applies a holding potential to the transistor except during read operations and write operations. The holding potential of an embodiment holds a data state of the transistor written during a preceding write operation and causes the transistor to retain the data state as long as the holding potential is applied. The same holding potential of an embodiment inherently refreshes a plurality of data states.

The memory cell of an embodiment retains the data state as long as the holding potential is applied.

The body region of the transistor of an embodiment functions as an inherent bipolar transistor.

When the body region of the transistor of an embodiment is in a logic high data state, the holding potential causes bipolar current to flow in the body region

When the body region of the transistor of an embodiment is in a logic low data state, the holding potential prevents bipolar current from flowing in the body region.

The holding potential of an embodiment includes a first potential applied to the gate and a second potential applied between the source region and the drain region. The first potential of an embodiment includes a voltage of approximately −0.7 volts. The second potential of an embodiment includes a voltage approximately in a range of 2.2 volts to 2.6 volts. The second potential of an embodiment includes a voltage of approximately 2.3 volts.

When the body region of the transistor of an embodiment is in a logic high data state, the second potential is greater than a threshold above which bipolar current is generated in the body region and the second potential difference causes bipolar current to flow in the body region resulting from the increase of minority carriers in the body region due to impact ionization. When the body region of the transistor of an embodiment is in a logic low data state, the second potential is less than the threshold, wherein the flow of bipolar current is absent in the body region.

Aspects of the present inventions described herein, and/or embodiments thereof, may include an integrated circuit (IC) device. The IC device of an embodiment comprises a memory cell array including a plurality of word lines, a plurality of source lines, a plurality of bit lines, and a plurality of memory cells arranged in a matrix of rows and columns. Each memory cell of an embodiment includes a transistor comprising a body region configured to be electrically floating, a gate disposed over a first portion of the body region and coupled to an associated word line, a source region coupled to an associated source line, and a drain region coupled to an associated bit line. Each memory cell of an embodiment includes a data state. The data state of an embodiment includes a first data state representative of a first charge in the first portion of the body region, and a second data state representative of a second charge in the first portion of the body region. Hold circuitry is coupled to the memory cell array of an embodiment. The hold circuitry continually applies a set of hold signals to the plurality of memory cells except for memory cells undergoing read operations and write operations. The set of hold signals of an embodiment continually hold the data state of each of the plurality of memory cells by inherently refreshing the data state.

The integrated circuit device of an embodiment includes data write circuitry coupled to the memory cell array.

The data write circuitry of an embodiment is coupled to a first set of memory cells of the plurality of memory cells. The data write circuitry of an embodiment is configured to apply first write control signals to the first set of memory cells during a write operation. The hold circuitry of an embodiment applies the set of hold signals to a second set of memory cells of the plurality of memory cells during the write operation. The second set of memory cells of an embodiment includes the plurality of memory cells exclusive of the first set of memory cells.

The integrated circuit device of an embodiment includes data sense circuitry coupled to the memory cell array and configured to sense the data state of the memory cells during a read operation. In response to read control signals applied to a third set of memory cells of an embodiment, the transistor of a memory cell generates a source current which is representative of the data state of the memory cell. The data sense circuitry of an embodiment determines the data state of the memory cell at least substantially based on the source current.

The hold circuitry of an embodiment applies the set of hold signals to a fourth set of memory cells of the plurality of memory cells during the write operation. The fourth set of memory cells of an embodiment includes the plurality of memory cells exclusive of the third set of memory cells.

Each memory cell of the memory cell array of an embodiment retains the data state as long as the set of hold signals is applied.

When the body region of each transistor of an embodiment is in the first data state, the holding potential causes bipolar current to flow in the body region as a result of impact ionization. When the body region of each transistor of an embodiment is in the second data state, the holding potential prevents bipolar current from flowing in the body region.

The set of hold signals of an embodiment includes a first potential applied to the gate and a second potential applied between the source region and the drain region of the transistor of at least one memory cell. The first potential of an embodiment includes a voltage of approximately −0.7 volts. The second potential of an embodiment includes a voltage approximately in a range of 1.8 volts to 3.2 volts. The second potential of an embodiment includes a voltage of approximately 2.3 volts.

As mentioned above, each of the aspects of the present inventions, and/or embodiments thereof, may be employed alone or in combination with one or more of such aspects and/or embodiments. For the sake of brevity, those permutations and combinations will not be discussed separately herein. As such, the present inventions are neither limited to any single aspect (nor embodiment thereof), nor to any combinations and/or permutations of such aspects and/or embodiments.

Moreover, the above embodiments of the present inventions are merely example embodiments. They are not intended to be exhaustive or to limit the inventions to the precise forms, techniques, materials and/or configurations disclosed. Many modifications and variations are possible in light of the above teaching. It is to be understood that other embodiments may be utilized and operational changes may be made without departing from the scope of the present inventions. As such, the foregoing description of the example embodiments of the inventions has been presented for the purposes of illustration and description. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the inventions not be limited solely to the description above.

Claims

1. An integrated circuit device comprising: a memory cell comprising a transistor, the transistor comprising a gate, a body region configured to be electrically floating, and a source region and a drain region adjacent the body region; andhold circuitry coupled to the memory cell, the hold circuitry to apply a set of hold signals to the transistor except during read operations and write operations, wherein the set of hold signals hold a data state of the transistor by refreshing the data state, wherein the data state comprises a logic high data state and a logic low data state, wherein the set of hold signals cause bipolar current to flow in the body region when the body region is in the logic high data state.
2. The integrated circuit device of claim 1, wherein the transistor retains the data state as long as the hold signals are applied.
3. The integrated circuit device of claim 1, wherein the source region, the body region, and the drain region function as the emitter, the base, and the collector of a bipolar transistor, respectively.
4. The integrated circuit device of claim 1, wherein the set of hold signals fail to cause bipolar current to flow in the body region when the body region is in the logic low data state.
5. The integrated circuit device of claim 1, wherein the set of hold signals comprises a first potential applied to the gate, and a second potential applied between the source region and the drain region.
6. The integrated circuit device of claim 5, wherein the first potential comprises a voltage of approximately −0.7 volts.
7. The integrated circuit device of claim 5, wherein the second potential comprises a voltage approximately in a range of 1.5 volts to 3.2 volts.
8. The integrated circuit device of claim 5, wherein the second potential comprises a voltage of approximately 2.3 volts.
9. The integrated circuit device of claim 5, wherein: when the body region of the transistor is in the logic high data state, the second potential is greater than a threshold above which bipolar current is generated in the body region and the second potential difference causes bipolar current to flow in the body region resulting from an increase of majority carriers in the body region due to impact ionization; andwhen the body region of the transistor is in the logic low data state, the second potential is less than the threshold, wherein the flow of bipolar current is absent in the body region.
10. The integrated circuit device of claim 1, wherein the gate is disposed over a first portion of the body region.
11. The integrated circuit device of claim 10, wherein the source region adjoins a second portion of the body region that is adjacent the first portion and separates the source region from the first portion.
12. The integrated circuit device of claim 11, wherein the drain region adjoins a third portion of the body region that is adjacent the first portion and separates the drain region from the first portion.
13. The integrated circuit device of claim 1, wherein one or more of the source region and the drain region comprise a doped region shaped so that a boundary of the doped region is separated from a portion of the body region underlying the gate.
14. The integrated circuit device of claim 1, wherein the body region comprises a first type of semiconductor material and the source region and drain region comprise a second type of semiconductor material.
15. The integrated circuit device of claim 14, wherein the source region comprises a lightly doped region.
16. The integrated circuit device of claim 14, wherein the source region comprises a highly doped region.
17. The integrated circuit device of claim 14, wherein the source region comprises a lightly doped region and a highly doped region.
18. The integrated circuit device of claim 14, wherein the drain region comprises a lightly doped region.
19. The integrated circuit device of claim 14, wherein the drain region comprises a highly doped region.
20. The integrated circuit device of claim 14, wherein the drain region comprises a lightly doped region and a highly doped region.

RELATED APPLICATIONS

This patent application claims the benefit of U.S. Provisional Patent Application No. 61/026,705, filed Feb. 6, 2008, which is hereby incorporated by reference herein in its entirety. This patent application is a continuation of U.S. patent application Ser. No. 12/367,154, filed Feb. 6, 2009, which is hereby incorporated by reference herein in its entirety. This patent application is related to U.S. patent application Ser. Nos. 11/509,188, filed Aug. 24, 2006, and 12/019,320, filed Jan. 24, 2008, and U.S. Provisional Patent Application No. 60/932,771, filed Jun. 1, 2007, each of which is hereby incorporated by reference herein in its entirety.

US Referenced Citations (290)

Number	Name	Date	Kind
3439214	Kabell	Apr 1969	A
3997799	Baker	Dec 1976	A
4032947	Kesel et al.	Jun 1977	A
4250569	Sasaki et al.	Feb 1981	A
4262340	Sasaki et al.	Apr 1981	A
4298962	Hamano et al.	Nov 1981	A
4371955	Sasaki	Feb 1983	A
4527181	Sasaki	Jul 1985	A
4630089	Sasaki et al.	Dec 1986	A
4658377	McElroy	Apr 1987	A
4791610	Takemae	Dec 1988	A
4807195	Busch et al.	Feb 1989	A
4954989	Auberton-Herve et al.	Sep 1990	A
4979014	Hieda et al.	Dec 1990	A
5010524	Fifield et al.	Apr 1991	A
5144390	Matloubian	Sep 1992	A
5164805	Lee	Nov 1992	A
5243554	Allen et al.	Sep 1993	A
5258635	Nitayama et al.	Nov 1993	A
5313432	Lin et al.	May 1994	A
5315541	Harari et al.	May 1994	A
5350938	Matsukawa	Sep 1994	A
5355330	Hisamoto et al.	Oct 1994	A
5388068	Ghoshal et al.	Feb 1995	A
5397726	Bergemont et al.	Mar 1995	A
5432730	Shubat et al.	Jul 1995	A
5446299	Acovic et al.	Aug 1995	A
5448513	Hu et al.	Sep 1995	A
5466625	Hsieh et al.	Nov 1995	A
5489792	Hu et al.	Feb 1996	A
5506436	Hayashi et al.	Apr 1996	A
5515383	Katoozi	May 1996	A
5526307	Yiu et al.	Jun 1996	A
5528062	Hsieh et al.	Jun 1996	A
5568356	Schwartz	Oct 1996	A
5583808	Brahmbhatt	Dec 1996	A
5593912	Rajeevakumar	Jan 1997	A
5606188	Bronner et al.	Feb 1997	A
5608250	Kalnitsky	Mar 1997	A
5627092	Alsmeier et al.	May 1997	A
5631186	Park et al.	May 1997	A
5677867	Hazani	Oct 1997	A
5696718	Hartmann	Dec 1997	A
5740099	Tanigawa	Apr 1998	A
5754469	Hung et al.	May 1998	A
5774411	Hsieh et al.	Jun 1998	A
5778243	Aipperspach et al.	Jul 1998	A
5780906	Wu et al.	Jul 1998	A
5784311	Assaderaghi et al.	Jul 1998	A
5798968	Lee et al.	Aug 1998	A
5798976	Arimoto	Aug 1998	A
5811283	Sun	Sep 1998	A
5847411	Morii	Dec 1998	A
5877978	Morishita et al.	Mar 1999	A
5886376	Acovic et al.	Mar 1999	A
5886385	Arisumi et al.	Mar 1999	A
5897351	Forbes	Apr 1999	A
5929479	Oyama	Jul 1999	A
5930648	Yang	Jul 1999	A
5936265	Koga	Aug 1999	A
5939745	Park et al.	Aug 1999	A
5943258	Houston et al.	Aug 1999	A
5943581	Lu et al.	Aug 1999	A
5960265	Acovic et al.	Sep 1999	A
5968840	Park et al.	Oct 1999	A
5977578	Tang	Nov 1999	A
5982003	Hu et al.	Nov 1999	A
5986914	McClure	Nov 1999	A
6018172	Hidaka et al.	Jan 2000	A
6048756	Lee et al.	Apr 2000	A
6081443	Morishita	Jun 2000	A
6096598	Furukawa et al.	Aug 2000	A
6097056	Hsu et al.	Aug 2000	A
6097624	Chung et al.	Aug 2000	A
6111778	MacDonald et al.	Aug 2000	A
6121077	Hu et al.	Sep 2000	A
6133597	Li et al.	Oct 2000	A
6157216	Lattimore et al.	Dec 2000	A
6171923	Chi et al.	Jan 2001	B1
6177300	Houston et al.	Jan 2001	B1
6177698	Gruening et al.	Jan 2001	B1
6177708	Kuang et al.	Jan 2001	B1
6214694	Leobandung et al.	Apr 2001	B1
6222217	Kunikiyo	Apr 2001	B1
6225158	Furukawa et al.	May 2001	B1
6245613	Hsu et al.	Jun 2001	B1
6252281	Yamamoto et al.	Jun 2001	B1
6262935	Parris et al.	Jul 2001	B1
6292424	Ohsawa	Sep 2001	B1
6297090	Kim	Oct 2001	B1
6300649	Hu et al.	Oct 2001	B1
6320227	Lee et al.	Nov 2001	B1
6333532	Davari et al.	Dec 2001	B1
6333866	Ogata	Dec 2001	B1
6350653	Adkisson et al.	Feb 2002	B1
6351426	Ohsawa	Feb 2002	B1
6359802	Lu et al.	Mar 2002	B1
6384445	Hidaka et al.	May 2002	B1
6391658	Gates et al.	May 2002	B1
6403435	Kang et al.	Jun 2002	B1
6421269	Somasekhar et al.	Jul 2002	B1
6424011	Assaderaghi et al.	Jul 2002	B1
6424016	Houston	Jul 2002	B1
6429477	Mandelman et al.	Aug 2002	B1
6432769	Fukuda et al.	Aug 2002	B1
6440872	Mandelman et al.	Aug 2002	B1
6441435	Chan	Aug 2002	B1
6441436	Wu et al.	Aug 2002	B1
6466511	Fujita et al.	Oct 2002	B2
6479862	King et al.	Nov 2002	B1
6480407	Keeth	Nov 2002	B1
6492211	Divakaruni et al.	Dec 2002	B1
6518105	Yang et al.	Feb 2003	B1
6531754	Nagano et al.	Mar 2003	B1
6537871	Forbes	Mar 2003	B2
6538916	Ohsawa	Mar 2003	B2
6544837	Divakauni et al.	Apr 2003	B1
6548848	Horiguchi et al.	Apr 2003	B2
6549450	Hsu et al.	Apr 2003	B1
6552398	Hsu et al.	Apr 2003	B2
6552932	Cernea	Apr 2003	B1
6556477	Hsu et al.	Apr 2003	B2
6560142	Ando	May 2003	B1
6563733	Liu et al.	May 2003	B2
6566177	Radens et al.	May 2003	B1
6567330	Fujita et al.	May 2003	B2
6573566	Ker et al.	Jun 2003	B2
6574135	Komatsuzaki	Jun 2003	B1
6590258	Divakauni et al.	Jul 2003	B2
6590259	Adkisson et al.	Jul 2003	B2
6617651	Ohsawa	Sep 2003	B2
6621725	Ohsawa	Sep 2003	B2
6632723	Watanabe et al.	Oct 2003	B2
6650565	Ohsawa	Nov 2003	B1
6653175	Nemati et al.	Nov 2003	B1
6686624	Hsu	Feb 2004	B2
6700826	Ito	Mar 2004	B2
6703673	Houston	Mar 2004	B2
6707118	Muljono et al.	Mar 2004	B2
6714436	Burnett et al.	Mar 2004	B1
6721222	Somasekhar et al.	Apr 2004	B2
6825524	Ikehashi et al.	Nov 2004	B1
6861689	Burnett	Mar 2005	B2
6870225	Bryant et al.	Mar 2005	B2
6882566	Nejad et al.	Apr 2005	B2
6888770	Ikehashi	May 2005	B2
6894913	Yamauchi	May 2005	B2
6897098	Hareland et al.	May 2005	B2
6903984	Tang et al.	Jun 2005	B1
6909151	Hareland et al.	Jun 2005	B2
6912150	Portman et al.	Jun 2005	B2
6913964	Hsu	Jul 2005	B2
6936508	Visokay et al.	Aug 2005	B2
6969662	Fazan et al.	Nov 2005	B2
6975536	Maayan et al.	Dec 2005	B2
6982902	Gogl et al.	Jan 2006	B2
6987041	Ohkawa	Jan 2006	B2
7030436	Forbes	Apr 2006	B2
7037790	Chang et al.	May 2006	B2
7041538	Ieong et al.	May 2006	B2
7042765	Sibigtroth et al.	May 2006	B2
7061806	Tang et al.	Jun 2006	B2
7085153	Ferrant et al.	Aug 2006	B2
7085156	Ferrant et al.	Aug 2006	B2
7170807	Fazan et al.	Jan 2007	B2
7177175	Fazan et al.	Feb 2007	B2
7187581	Ferrant et al.	Mar 2007	B2
7230846	Keshavarzi	Jun 2007	B2
7233024	Scheuerlein et al.	Jun 2007	B2
7251179	Ohsawa	Jul 2007	B2
7256459	Shino	Aug 2007	B2
7301803	Okhonin et al.	Nov 2007	B2
7301838	Waller	Nov 2007	B2
7317641	Scheuerlein	Jan 2008	B2
7324387	Bergemont et al.	Jan 2008	B1
7335934	Fazan	Feb 2008	B2
7341904	Willer	Mar 2008	B2
7416943	Figura et al.	Aug 2008	B2
7436706	Popoff et al.	Oct 2008	B2
7440353	Kim et al.	Oct 2008	B2
7456439	Horch	Nov 2008	B1
7477540	Okhonin et al.	Jan 2009	B2
7492632	Carman	Feb 2009	B2
7517744	Mathew et al.	Apr 2009	B2
7539041	Kim et al.	May 2009	B2
7542340	Fisch et al.	Jun 2009	B2
7542345	Okhonin et al.	Jun 2009	B2
7545694	Srinivasa Raghavan et al.	Jun 2009	B2
7606066	Okhonin et al.	Oct 2009	B2
7696032	Kim et al.	Apr 2010	B2
7804731	Ohsawa	Sep 2010	B2
8014195	Okhonin et al.	Sep 2011	B2
20010055859	Yamada et al.	Dec 2001	A1
20020030214	Horiguchi	Mar 2002	A1
20020034855	Horiguchi et al.	Mar 2002	A1
20020036322	Divakauni et al.	Mar 2002	A1
20020051378	Ohsawa	May 2002	A1
20020064913	Adkisson et al.	May 2002	A1
20020070411	Vermandel et al.	Jun 2002	A1
20020072155	Liu et al.	Jun 2002	A1
20020076880	Yamada et al.	Jun 2002	A1
20020086463	Houston et al.	Jul 2002	A1
20020089038	Ning	Jul 2002	A1
20020098643	Kawanaka et al.	Jul 2002	A1
20020110018	Ohsawa	Aug 2002	A1
20020114191	Iwata et al.	Aug 2002	A1
20020130341	Horiguchi et al.	Sep 2002	A1
20020160581	Watanabe et al.	Oct 2002	A1
20020180069	Houston	Dec 2002	A1
20030003608	Arikado et al.	Jan 2003	A1
20030015757	Ohsawa	Jan 2003	A1
20030035324	Fujita et al.	Feb 2003	A1
20030042516	Forbes et al.	Mar 2003	A1
20030047784	Matsumoto et al.	Mar 2003	A1
20030057487	Yamada et al.	Mar 2003	A1
20030057490	Nagano et al.	Mar 2003	A1
20030102497	Fried et al.	Jun 2003	A1
20030112659	Ohsawa	Jun 2003	A1
20030123279	Aipperspach et al.	Jul 2003	A1
20030146474	Ker et al.	Aug 2003	A1
20030146488	Nagano et al.	Aug 2003	A1
20030151112	Yamada et al.	Aug 2003	A1
20030231521	Ohsawa	Dec 2003	A1
20040021137	Fazan et al.	Feb 2004	A1
20040021179	Lee	Feb 2004	A1
20040029335	Lee et al.	Feb 2004	A1
20040075143	Bae et al.	Apr 2004	A1
20040108532	Forbes et al.	Jun 2004	A1
20040188714	Scheuerlein et al.	Sep 2004	A1
20040217420	Yeo et al.	Nov 2004	A1
20050001257	Schloesser et al.	Jan 2005	A1
20050001269	Hayashi et al.	Jan 2005	A1
20050017240	Fazan	Jan 2005	A1
20050047240	Ikehashi et al.	Mar 2005	A1
20050062088	Houston	Mar 2005	A1
20050063224	Fazan et al.	Mar 2005	A1
20050064659	Willer	Mar 2005	A1
20050105342	Tang et al.	May 2005	A1
20050111255	Tang et al.	May 2005	A1
20050121710	Shino	Jun 2005	A1
20050135169	Somasekhar et al.	Jun 2005	A1
20050141262	Yamada et al.	Jun 2005	A1
20050141290	Tang et al.	Jun 2005	A1
20050145886	Keshavarzi et al.	Jul 2005	A1
20050145935	Keshavarzi et al.	Jul 2005	A1
20050167751	Nakajima et al.	Aug 2005	A1
20050189576	Ohsawa	Sep 2005	A1
20050208716	Takaura et al.	Sep 2005	A1
20050226070	Ohsawa	Oct 2005	A1
20050232043	Ohsawa	Oct 2005	A1
20050242396	Park et al.	Nov 2005	A1
20050265107	Tanaka	Dec 2005	A1
20060043484	Cabral et al.	Mar 2006	A1
20060091462	Okhonin et al.	May 2006	A1
20060098481	Okhonin et al.	May 2006	A1
20060126374	Waller et al.	Jun 2006	A1
20060131650	Okhonin et al.	Jun 2006	A1
20060223302	Chang et al.	Oct 2006	A1
20070008811	Keeth et al.	Jan 2007	A1
20070023833	Okhonin et al.	Feb 2007	A1
20070045709	Yang	Mar 2007	A1
20070058427	Okhonin et al.	Mar 2007	A1
20070064489	Bauser	Mar 2007	A1
20070085140	Bassin	Apr 2007	A1
20070097751	Popoff et al.	May 2007	A1
20070114599	Hshieh	May 2007	A1
20070133330	Ohsawa	Jun 2007	A1
20070138524	Kim et al.	Jun 2007	A1
20070138530	Okhonin et al.	Jun 2007	A1
20070187751	Hu et al.	Aug 2007	A1
20070187775	Okhonin et al.	Aug 2007	A1
20070200176	Kammler et al.	Aug 2007	A1
20070252205	Hoentschel et al.	Nov 2007	A1
20070263466	Morishita et al.	Nov 2007	A1
20070278578	Yoshida et al.	Dec 2007	A1
20080049486	Gruening-von Schwerin	Feb 2008	A1
20080083949	Zhu et al.	Apr 2008	A1
20080099808	Burnett et al.	May 2008	A1
20080130379	Ohsawa	Jun 2008	A1
20080133849	Demi et al.	Jun 2008	A1
20080165577	Fazan et al.	Jul 2008	A1
20080253179	Slesazeck	Oct 2008	A1
20080258206	Hofmann	Oct 2008	A1
20090086535	Ferrant et al.	Apr 2009	A1
20090121269	Caillat et al.	May 2009	A1
20090127592	El-Kareh et al.	May 2009	A1
20090201723	Okhonin et al.	Aug 2009	A1
20100085813	Shino	Apr 2010	A1
20100091586	Carman	Apr 2010	A1
20100110816	Nautiyal et al.	May 2010	A1

Foreign Referenced Citations (104)

Number	Date	Country
272437	Jul 1927	CA
0 030 856	Jun 1981	EP
0 350 057	Jan 1990	EP
0 354 348	Feb 1990	EP
0 202 515	Mar 1991	EP
0 207 619	Aug 1991	EP
0 175 378	Nov 1991	EP
0 253 631	Apr 1992	EP
0 513 923	Nov 1992	EP
0 300 157	May 1993	EP
0 564 204	Oct 1993	EP
0 579 566	Jan 1994	EP
0 362 961	Feb 1994	EP
0 599 506	Jun 1994	EP
0 359 551	Dec 1994	EP
0 366 882	May 1995	EP
0 465 961	Aug 1995	EP
0 694 977	Jan 1996	EP
0 333 426	Jul 1996	EP
0 727 820	Aug 1996	EP
0 739 097	Oct 1996	EP
0 245 515	Apr 1997	EP
0 788 165	Aug 1997	EP
0 801 427	Oct 1997	EP
0 510 607	Feb 1998	EP
0 537 677	Aug 1998	EP
0 858 109	Aug 1998	EP
0 860 878	Aug 1998	EP
0 869 511	Oct 1998	EP
0 878 804	Nov 1998	EP
0 920 059	Jun 1999	EP
0 924 766	Jun 1999	EP
0 642 173	Jul 1999	EP
0 727 822	Aug 1999	EP
0 933 820	Aug 1999	EP
0 951 072	Oct 1999	EP
0 971 360	Jan 2000	EP
0 980 101	Feb 2000	EP
0 601 590	Apr 2000	EP
0 993 037	Apr 2000	EP
0 836 194	May 2000	EP
0 599 388	Aug 2000	EP
0 689 252	Aug 2000	EP
0 606 758	Sep 2000	EP
0 682 370	Sep 2000	EP
1 073 121	Jan 2001	EP
0 726 601	Sep 2001	EP
0 731 972	Nov 2001	EP
1 162 663	Dec 2001	EP
1 162 744	Dec 2001	EP
1 179 850	Feb 2002	EP
1 180 799	Feb 2002	EP
1 191 596	Mar 2002	EP
1 204 146	May 2002	EP
1 204 147	May 2002	EP
1 209 747	May 2002	EP
0 744 772	Aug 2002	EP
1 233 454	Aug 2002	EP
0 725 402	Sep 2002	EP
1 237 193	Sep 2002	EP
1 241 708	Sep 2002	EP
1 253 634	Oct 2002	EP
0 844 671	Nov 2002	EP
1 280 205	Jan 2003	EP
1 288 955	Mar 2003	EP
2 197 494	Mar 1974	FR
1 414 228	Nov 1975	GB
H04-176163	Jun 1922	JP
S62-007149	Jan 1987	JP
62-272561	Nov 1987	JP
02-294076	Dec 1990	JP
03-171768	Jul 1991	JP
05-347419	Dec 1993	JP
08-213624	Aug 1996	JP
H08-213624	Aug 1996	JP
08-274277	Oct 1996	JP
H08-316337	Nov 1996	JP
09-046688	Feb 1997	JP
09-082912	Mar 1997	JP
10-242470	Sep 1998	JP
11-087649	Mar 1999	JP
2000-247735	Aug 2000	JP
12-274221	Sep 2000	JP
12-389106	Dec 2000	JP
13-180633	Jun 2001	JP
2002-009081	Jan 2002	JP
2002-083945	Mar 2002	JP
2002-094027	Mar 2002	JP
2002-176154	Jun 2002	JP
2002-246571	Aug 2002	JP
2002-329795	Nov 2002	JP
2002-343886	Nov 2002	JP
2002-353080	Dec 2002	JP
2003-031693	Jan 2003	JP
2003-68877	Mar 2003	JP
2003-086712	Mar 2003	JP
2003-100641	Apr 2003	JP
2003-100900	Apr 2003	JP
2003-132682	May 2003	JP
2003-203967	Jul 2003	JP
2003-243528	Aug 2003	JP
2004-335553	Nov 2004	JP
WO 0124268	Apr 2001	WO
WO 2005008778	Jan 2005	WO

Related Publications (1)

	Number	Date	Country
	20120002467 A1	Jan 2012	US

Provisional Applications (1)

	Number	Date	Country
	61026705	Feb 2008	US

Continuations (1)

	Number	Date	Country
Parent	12367154	Feb 2009	US
Child	13225318		US

Integrated circuit device

Information

Patent Number

Date Filed

Date Issued

Inventors

Original Assignees

Examiners

Agents

CPC

US Classifications

Field of Search

US

International Classifications

Abstract

Description

Claims

RELATED APPLICATIONS

US Referenced Citations (290)

Foreign Referenced Citations (104)

Related Publications (1)

Provisional Applications (1)

Continuations (1)