Claims
- 1. A transistor formed on a substrate of a first conductivity type of an integrated circuit for protecting the circuit from high static discharge voltages that can be introduced through an electrically conductive wire bonding pad formed thereon with a defined perimeter, said transistor comprising:
- a first elongated diffusion in said substrate having a second conductivity type doping opposite to that of said substrate and having its width entirely under said pad for a first portion of its length, an outside edge of said first diffusion length portion being adjacent to and substantially parallel with a defined segment of the pad perimeter, said first diffusion being electrically connected to said pad and additionally having a second portion of its length extending outside of said pad perimeter to the integrated circuit to be protected against high static discharge voltages,
- a second elongated diffusion in said substrate having said second conductivity type and having only a portion of its width under said pad along its said defined perimeter segment and electrically insulated therefrom, an inside edge thereof under said pad being substantially parallel with and spaced apart from the outside edge of the first diffusion in order to form a channel in the substrate therebetween along said defined pad perimeter segment, said second diffusion having its width extending from under the pad along its said defined perimeter segment, and
- an electrically conductive bus layer formed over the portion of the second diffusion width that extends outside of said pad perimeter, said layer being electrically isolated from said pad and having an edge that is parallel with and extends along substantially the entire length of said defined pad perimeter, said conductive layer being electrically connected with said second diffusion and to a common voltage circuit point,
- whereby a drain and a source of a protective transistor are formed by the first and second diffusions, and a gate is formed by the defined perimeter segment of the pad positioned over the channel between the first and second diffusions.
- 2. The transistor structure according to claim 1 wherein said pad is generally of a rectangular shape, and further wherein its said defined perimeter segment extends substantially along two adjacent sides thereof.
- 3. The transistor structure according to claim 1 wherein the bus layer and second diffusion are electrically connected at multiple locations along their lengths.
Parent Case Info
This is a division of application Ser. No. 585,407, filed Mar. 2, 1984, which issued as U.S. Pat. No. 4,605,980.
US Referenced Citations (9)
Foreign Referenced Citations (4)
Number |
Date |
Country |
55552 |
Jul 1982 |
EPX |
136278 |
Oct 1979 |
JPX |
159188 |
Dec 1979 |
JPX |
90555 |
Jul 1981 |
JPX |
Non-Patent Literature Citations (2)
Entry |
Lenzlinger, "Gate Protection of MIS Devices," IEEE Transactions on Electron Devices, vol. Ed-18, No. 4, Apr. 1971, pp. 249-257. |
Keller, "Protection of MOS Integrated Circuits from Destruction by Electrostatic Discharge," pp. 73-80, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings, 1980, Reliability Analysis Center, Rome Air Development Center. |
Divisions (1)
|
Number |
Date |
Country |
Parent |
585407 |
Mar 1984 |
|