Claims
- 1. An integrated DRAM memory component, comprising:sense amplifiers each formed from mutually adjacent transistor rows and having amplification transistors for bit line signal amplification and signal interconnects for supplying actuation signals to said amplification transistors; said amplification transistors being structurally identical and being disposed opposite one another in pairs in adjacent transistor rows of said sense amplifiers; said signal interconnects associated with said sense amplifiers running parallel to said transistor rows, said signal interconnects for supplying the actuation signals to said amplification transistors having a substantially identical arrangement symmetry relative to said transistor rows as said amplification transistors, such that said amplification transistors in adjacent said transistor rows are disposed in a same interconnect proximity with regard to said signal interconnects for supplying the actuation signals to said amplification transistors; said signal interconnects including a first signal interconnect for a first actuation signal and a second signal interconnect for a second actuation signal, said first signal interconnect running centrally between two said transistor rows, and said second signal interconnect being split into two parallel signal interconnect sections running symmetrically on both sides of said first signal interconnect; a signal supply interconnect for supplying said first signal interconnect with the first actuation signal, said signal supply interconnect running transversely with respect to said first signal interconnect on one side of said first signal interconnect in a region of one said transistor row; and a dummy signal supply interconnect identical to said signal supply interconnect and running transversely with respect to said first signal interconnect on another side of said first signal interconnect in a region of the other transistor row, such that said amplification transistors in said adjacent transistor rows are formed in a same signal supply interconnect proximity.
Priority Claims (1)
Number |
Date |
Country |
Kind |
101 09 486 |
Feb 2001 |
DE |
|
CROSS-REFERENCE TO RELATED APPLICATION
This application is a continuation of copending International Application No. PCT/EP02/01593, filed Feb. 14, 2002, which designated the United States and which was not published in English.
US Referenced Citations (10)
Foreign Referenced Citations (1)
Number |
Date |
Country |
58012195 |
Jan 1983 |
JP |
Continuations (1)
|
Number |
Date |
Country |
Parent |
PCT/EP02/01593 |
Feb 2002 |
US |
Child |
10/650818 |
|
US |