Patent Application
20080049875
The apparatus 100 may comprise a ZIF down converter 106. The ZIF down converter 106 may perform a ZIF conversion operation on a received RF signal 110.
The ZIF down converter 106 may comprise a low-noise amplifier (LNA) stage 111. A gain associated with the LNA stage 111 may be capable of automatic control via an automatic gain control (AGC) signal 112 received from a subsequent stage. The ZIF down converter 106 may also comprise a variable selectivity filter 113. The variable selectivity filter 113 may be coupled to the LNA stage 111 to attenuate one or more interfering channels. A channel alignment control signal 114 may set a center frequency and/or a bandwidth of the variable selectivity filter 113.
In another embodiment, a dual-conversion tuner may include an up-converter 115 operatively coupled to the LNA stage 111 to produce a high-IF signal. The up-converter 115 may comprise a mixer 116 and a local oscillator 117. A high-IF filter 118 may be coupled to the up-converter 115 to filter unwanted signals following an up-conversion. The up-converter 115 and the high-IF filter 118 may be employed in the dual-conversion tuner in lieu of the variable selectivity filter 113 or in addition to the variable selectivity filter 113. In the latter case, the variable selectivity filter 113 may attenuate the one or more interfering channels prior to the up-conversion operation.
In some embodiments, a ZIF quadrature mixer 120 may be coupled to the high-IF filter 118. In some embodiments, the up-converter 115 may be tunable and the high-IF filter 118, the ZIF quadrature mixer 120, or both may be of a fixed frequency. In some embodiments, the up-converter 115 may be of a fixed frequency and the high-IF filter 118, the ZIF quadrature mixer 120, or both, may be tunable.
The ZIF quadrature mixer 120 may be coupled to the variable selectivity filter 113 or to the high-IF filter 118, as previously described. The ZIF quadrature mixer 120 may comprise an in-phase (I) mixer 122 and a quadrature-phase (Q) mixer 124. The I-mixer 122 and the Q-mixer 124 may quadrature-convert a desired channel signal to an I-vector signal component and a Q-vector signal component, respectively.
A quadrature generator 130 may be coupled to the I-mixer 122 and to the Q-mixer 124. The quadrature generator 130 may generate an in-phase LO signal for the I-mixer 122 and a quadrature-phase LO signal for the Q-mixer 124. An LO 132 may be coupled to the quadrature generator 130 to supply a base LO signal thereto.
An I-channel roofing filter 136 may be coupled to the I-mixer 122 to reduce a level of composite energy associated with the I-vector signal component. A Q-channel roofing filter 138 may be coupled to the Q-mixer 124 to reduce a level of composite energy associated with the Q-vector signal component. A bandwidth alignment module 140 may be coupled to the I-channel roofing filter 136, to the Q-channel roofing filter 138, or to both. The bandwidth alignment module 140 may adjust a cut-off frequency associated with the I-channel roofing filter, the Q-channel roofing filter, or both.
Turning to
In some embodiments, the digitized I-vector signal component may be output from the first ADC 144 or from the single ADC 148 in a parallel format, as a parallel digitized I-vector signal 149. Likewise, the digitized Q-vector signal component may be output from the second ADC 146 or from the single ADC 148 in a parallel format, as a parallel digitized Q-vector signal 150.
A parallel-to-serial converter 151 may convert the parallel digitized I-vector signal 149 and the parallel digitized Q-vector signal 150 to a serial digitized I-vector and Q-vector signal 152.
The apparatus 100 may further include a digital signal processor (DSP) 155 operatively coupled to the ZIF down converter 106. In some embodiments, the DSP 155 may be integrated on a common substrate with the ZIF down converter 106.
The DSP 155 may comprise a quadrature crosstalk correction module 156. The quadrature crosstalk correction module 156 may be coupled to the first ADC 144, to the second ADC 146, or to the single ADC 148. The quadrature crosstalk correction module 156 may remove undesirable artifacts resulting from the ZIF conversion operation. The undesirable artifacts may include phase spectral artifacts, gain spectral artifacts, or both. The undesirable artifacts may be carried on the digitized I-vector signal component, the digitized Q-vector signal component, or both.
The apparatus 100 may also include a channel de-rotation module 160. The channel de-rotation module 160 may be coupled to the quadrature crosstalk correction module 156. The channel de-rotation module 160 may remove a residual frequency component from the digitized I-vector signal component and from the digitized Q-vector signal component.
A channel filter 162 may be operatively coupled to the quadrature crosstalk correction module 156 to perform a filtering operation on the digitized I-vector signal component, the digitized Q-vector signal component, or both. The channel filter 162 may comprise a finite impulse response filter, among other types.
In some embodiments, the apparatus 100 may further comprise a digital quadrature modulator 166 coupled to the channel filter 162. The digital quadrature modulator 166 may recombine the digitized I-vector signal component and the digitized Q-vector signal component into a digital intermediate frequency (IF) signal. A digital-to-analog converter (DAC) 168 may be coupled to the digital quadrature modulator 166. The DAC 168 may convert the digital IF signal to a first analog IF output signal 169 capable of being demodulated using an external demodulator.
In some embodiments, the apparatus 100 may also include a first DAC 170 coupled to the channel filter. The first DAC 170 may convert the digitized I-vector signal to a processed analog I-vector signal. A second DAC 171 may also be coupled to the digital quadrature modulator. The second DAC 171 may convert the digitized Q-vector signal to a processed analog Q-vector signal. A quadrature modulator 172 may be coupled to the first DAC 170 and to the second DAC 171. The quadrature modulator 172 may quadrature-combine the processed analog I-vector signal and the processed analog Q-vector signal to yield a second analog IF output signal 173.
In some embodiments, the apparatus 100 may also include a digitally implemented analog demodulator 174 coupled to the channel filter 162. The digitally implemented analog demodulator 174 may demodulate a composite of the digitized I-vector signal component and the digitized Q-vector signal component to produce a digitized video IF signal and a digitized audio IF signal. A first DAC 176 may be coupled to the digitally implemented analog demodulator 174. The first DAC 176 may convert the digitized video IF signal to an analog video IF signal 177. A second DAC 178 may be coupled to the digitally implemented analog demodulator 174. The second DAC 178 may convert the digitized audio IF signal to an analog audio IF signal 179.
Turning back to
Any of the components previously described may be implemented in a number of ways, including embodiments in software. Thus, the apparatus 100; the ZIF down converter 106; the signals 110, 112, 114, 149, 150, 152; the LNA stage 111; the variable selectivity filter 113; the up-converter 115; the mixers 116, 120, 122, 124; the LOs 117, 132; the high-IF filter 118; the quadrature generator 130; the roofing filters 136, 138; the bandwidth alignment module 140; the ADCs 144, 146, 148; the parallel-to-serial converter 151; the DSP 155; quadrature crosstalk correction module 156; the channel de-rotation module 160; the channel filter 162; the digital quadrature modulator 166; the DACs 168, 170, 171, 176, 178; the analog IF signals 169, 173, 177, 179; the quadrature modulator 172; the digitally implemented analog demodulator 174; the system 190; and the antenna 192 may all be characterized as “modules” herein.
The modules may include hardware circuitry, single or multi-processor circuits, memory circuits, software program modules and objects, firmware, and combinations thereof, as desired by the architect of the apparatus 100 and the system 190 and as appropriate for particular implementations of various embodiments.
The apparatus and systems of various embodiments may be useful in applications other than a multi-standard ZIF tuner capable of semiconductor integration. Thus, various embodiments of the invention are not to be so limited. The illustrations of the apparatus 100 and the system 190 are intended to provide a general understanding of the structure of various embodiments. They are not intended to serve as a complete description of all the elements and features of apparatus and systems that might make use of the structures described herein.
Applications that may include the novel apparatus and systems of various embodiments include electronic circuitry used in high-speed computers, communication and signal processing circuitry, modems, single or multi-processor modules, single or multiple embedded processors, multi-core processors, data switches, and application-specific modules, including multilayer, multi-chip modules. Such apparatus and systems may further be included as sub-components within a variety of electronic systems, such as televisions, cellular telephones, personal computers (e.g., laptop computers, desktop computers, handheld computers, tablet computers, etc.), workstations, radios, video players, audio players (e.g., MP3 (Motion Picture Experts Group, Audio Layer 3) players), vehicles, medical devices (e.g., heart monitor, blood pressure monitor, etc.), set top boxes, and others. Some embodiments may include a number of methods.
The method 200 may include symmetrically filtering the I-vector signal, the Q-vector signal, or both, at block 217. The I-vector signal and/or the Q-vector signal may be symmetrically filtered to minimize quantization noise in a subsequent ADC stage. The quantization noise may be minimized by reducing a level of composite energy presented to the subsequent ADC stage.
The method 200 may also include performing an ADC operation on the I-vector signal to yield a digitized I-vector signal and/or on the Q-vector signal to yield a digitized Q-vector signal, at block 219. The method 200 may further include quadrature correcting the digitized I-vector signal, the digitized Q-vector signal, or both, at block 221. The digitized I-vector signal and the digitized Q-vector signal may be quadrature corrected to remove gain artifacts and/or phase artifacts. These artifacts may result from a quadrature imbalance introduced by a prior mixer stage or by a prior filter stage.
The method 200 may continue at block 227 with channel de-rotating the digitized I-vector signal, the digitized Q-vector signal, or both. The signal may be de-rotated to remove a frequency offset of the desired channel from a zero-frequency position. The method 200 may also include performing a DSP-based channel filtering operation on the digitized I-vector signal, the digitized Q-vector signal, or both, at block 231.
Turning to
If the quadrature recombination is desired in the analog domain, the method 200 may include performing a digital to analog conversion operation on the digitized I-vector signal to yield a processed analog I-vector signal and on the digitized Q-vector signal to yield a processed analog Q-vector signal, at block 240. The method 200 may also include quadrature-combining the processed analog I-vector signal and the processed analog Q-vector signal to yield a second analog IF output signal, at block 241.
In some embodiments, the quadrature combining and digital-to-analog conversion operations may be capable of creating an analog IF output signal of a programmable IF frequency. Such embodiments may allow placement of the analog IF output signal at a frequency that is adaptable to a requirement of a subsequent IF stage.
Referring back to block 233, if digital modulation mode has not been selected, the method 200 may determine whether a QSS or similar mode of operation has been selected, at block 243. If so, the method 200 may also include performing a digitally implemented analog demodulation operation on a composite of the digitized I-vector signal and the digitized Q-vector signal, at block 245. The digitally implemented analog demodulation operation may yield a digitized video IF output signal and a digitized audio IF output signal. The method 200 may also include performing a digital-to-analog conversion operation on the digitized video IF output signal and on the digitized audio IF output signal, at block 249. An analog video IF output signal and an analog audio IF output signal may result.
It may be possible to execute the activities described herein in an order other than the order described. Further, various activities described with respect to the methods identified herein may be executed in repetitive, serial, or parallel fashion.
A software program may be launched from a computer-readable medium in a computer-based system to execute functions defined in the software program. Various programming languages may be employed to create software programs designed to implement and perform the methods disclosed herein. The programs may be structured in an object-orientated format using an object-oriented language such as Java or C++. Alternatively, the programs may be structured in a procedure-orientated format using a procedural language, such as assembly or C. The software components may communicate using a number of mechanisms well known to those skilled in the art, such as application program interfaces or inter-process communication techniques, including remote procedure calls. The teachings of various embodiments are not limited to any particular programming language or environment. Thus, other embodiments may be realized, as discussed regarding
Implementing the apparatus, systems, and methods disclosed herein may exploit a ZIF conversion technique, digitally-controlled selectivity filtering, and DSP signal impairment processing to yield a multi-standard tuner capable of semiconductor integration.
Embodiments of the present invention may be implemented as part of a wired or wireless system. Examples may also include embodiments comprising multi-carrier wireless communication channels (e.g., orthogonal frequency division multiplexing (OFDM), discrete multitone (DMT), etc.) such as may be used within a wireless personal area network (WPAN), a wireless local area network (WLAN), a wireless metropolitan area network (WMAN), a wireless wide area network (WWAN), a cellular network, a third generation (3G) network, a fourth generation (4G) network, a universal mobile telephone system (UMTS), and like communication systems, without limitation.
The accompanying drawings that form a part hereof show, by way of illustration and not of limitation, specific embodiments in which the subject matter may be practiced. The embodiments illustrated are described in sufficient detail to enable those skilled in the art to practice the teachings disclosed herein. Other embodiments may be utilized and derived therefrom, such that structural and logical substitutions and changes may be made without departing from the scope of this disclosure. This Detailed Description, therefore, is not to be taken in a limiting sense, and the scope of various embodiments is defined only by the appended claims, along with the full range of equivalents to which such claims are entitled.
Such embodiments of the inventive subject matter may be referred to herein individually or collectively by the term “invention” merely for convenience and without intending to voluntarily limit the scope of this application to any single invention or inventive concept, if more than one is in fact disclosed. Thus, although specific embodiments have been illustrated and described herein, any arrangement calculated to achieve the same purpose may be substituted for the specific embodiments shown. This disclosure is intended to cover any and all adaptations or variations of various embodiments. Combinations of the above embodiments, and other embodiments not specifically described herein, will be apparent to those of skill in the art upon reviewing the above description.
The Abstract of the Disclosure is provided to comply with 37 C.F.R. § 1.72(b), requiring an abstract that will allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. In the foregoing Detailed Description, various features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted to require more features than are expressly recited in each claim. Rather, inventive subject matter may be found in less than all features of a single disclosed embodiment. Thus the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment.
