John M. Carroll and Jean McKendree, Interface Design Issues for Advice-Giving Expert Systems, 30 Comm. of the ACM 14-32, Jan. 1987.* |
Imamiya et al., “Embedding Explanation Mechanism With User Interface,” SPIE vol. 635 Applications of Artificial Intelligence III pp. 650-657, Apple MacIntosh Prints (1986). |
Parsaye et al., “Expert Systems For Experts,” pp. 66-67, 254-271 (1988). |
Covington et al., “Prolog Programming In Depth,” pp. 50-55 (1988). |
Erlandsen et al., “Intelligent Help Systems,” Information And Software Technology vol. 29 No. 3, pp. 115-121, Apr. 1987. |
Frakes et al., “Using Expert System Components To Add Intelligent Help And Guidance To Software Tools,” Information And Software Technology vol. 31 No. 7, pp. 366-370, Sep. 1989. |
Prager et al., “Reason: An Intelligent User Assistant For Interactive Environments,” IBM Systems Journal vol. 29, No. 1, pp. 141-164, Jan. 1990. |
Helm, “Tandy Deskmate Intelligent Help Expert System,” 1989. |
M. Stehouwer and J. Bruggen, “Performance Interpretation In An Intelligent Help System,” Proc. 6th Annual ESPRIT Conf. (Nov. 27-Dec. 1, 1989), pp. 248-257. |
J. Silber, “PAL: An Intelligent Help System,” Proc. 3rd Int'l Conf, on Indus. & Engin. Appl. of Artificial Intelligence & Expert Systems (Jul. 1990), pp. 882-889. |
Graf et al., “A Reconfigurable CMOS Neural Network”, from 1990 IEEE Intl. Solid-State Circuits Conf., Feb. 15, 1990, 144-145.* |
Kub et al., “Programmable Analog Vector-Matrix Multipliers”, IEEE Jour. Solid-State Circuits, vol. 25(1), Feb. 1990, pp. 207-214.* |
Rossetto et al., “Analog VLSI Synaptic Matrices as Building Blocks for Neural Networks”, IEEE Micro, Dec. 1989, pp. 56-63.* |
Schwartz et al., “A Programmable Analog Neural Network Chip”, IEEE Jour. Solid State Circuits, vol. 24(3), Apr. 1989, pp. 688-697.* |
Alspector et al., “Performance of a Stochastic Learning Microchip”, from Advances in Neural Information Processing Systems I, Morgan-Kaufmann, 1989, pp. 748-760.* |
Faggin et al., “VLSI Implementation of Neural Networks”, from an Intro. to Neural and Electronic Networks, Academic Press, Inc., 1990, pp. 275-292.* |
DeGloria, A., “The VLSI Technology and the Design of Neural Networks”, First Italian Workshop Parallel Architectures and Neural Networks, Apr. 1988, pp. 119-127.* |
Mead et al., Analog VLSI Implementation of Neural Systems, Kluaer Academic Publishers, 1989, pp. 57-83.* |
Salam et al., “A Feed Forward Neural Network for CMOS VLSI Implementation”, Midwest Symposium Circuits & Systems, 1990, 489-491.* |
Walker et al., “A CMOS Neural Network for Pattern Association”, IEEE Micro, Oct. 1989, pp. 68-74.* |
Siyilotti et al., “A Novel Associative Memory Implemented Using Collective Computation”, Conf. on Very Large Scale Integration, 1985, pp. 11-21.* |
Graf et al., IEEE International Solid-State Circuits Conf., 1990 “A Reconfigurable CMOS Neural Network”, pp. 144-145. |